Programming techniques for

heterogeneous architectures

Pietro Bonfa' - p.bonfa@cineca.it

SuperComputing Applications and Innovation Department





Heterogeneous computing

Gain performance or energy efficiency not just by adding the same type of processors, but by adding dissimilar coprocessors, usually incorporating specialized processing capabilities to handle particular tasks.





DISCLAIMER NOTE, some slides and images are courtesy of: NVIDIA (CUDA manual, CUDA Fortran examples), CUDA Team in CINECA (Luca Ferraro, Sergio Orlandini, Stefano Tagliaventi) and/or specified sources.

My aim for today

Overview of different approaches for heterogeneous computing...



...discuss their strengths and weaknesses...

... and some points to keep in mind!

Outline

- Introduction to accelerators
- GPU Architecture
- Programming models
- Some recommendations

GPUs General Purpose Graphical Processing Units

Cineca

High Performance Computing 2017



GPU Architecture

• Difference between GPU and CPU



More transistors devoted to data processing

(but less optimized memory access and speculative execution)



GPU Architecture

• Difference between GPU and CPU



Performance:

Intel E5-2697 (Q3'13): SP \rightarrow 0.518 Tflops, DP \rightarrow 0.259 Tflops Nvidia K40 (Q4'13): SP \rightarrow 4.29 Tflops, DP \rightarrow 1.43 Tflops



GPU Achitecture

- Streaming Multiprocessor
 - Perform the actual computations
 - Each SM has its own: control units, registers, execution pipelines, caches
- Global Memory
 - Similar to standard DRAM
 - Accessible from both CPU and GPU



Cineca TRAINING High Performance

Computing 2017

GPU Architecture

- **Core/DP Units**: SP and DP arithmetic logic units.
- Load/Store Units: calculate source and destination addresses for 16 threads per clock. Load and store the data from/to cache or DRAM.
- Special Functions Units (SFUs): Execute transcendental instructions such as *sin, cosine, reciprocal, and square root*. Each SFU executes one instruction per thread, per clock.

MX	8						_	Ins	tructi	on Ca	che								
Warp Scheduler Dispatch Dispatch					Warp Scheduler					Warp Scheduler					Warp Scheduler				
					Dispatch Dispatch				Dispatch Dispatch				ch	Dispatch Dispatch					
							Regi	ster F	ile (1	31,0	72 x 3	32bit)						
+	+	+	+	+	-	4	+	+	-	+	+	+	•	+	+	+	+		
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit	LDIST	SFU	Core	Core	Core	OP Unit	Core	Core	Core	DP Unit	LDIST	si
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit	LDIST	SFU	Core	Core	Core	OP Unil	Core	Corè	Core	DP Unit	LDIST	s
Coro	Gore	Core	DP Unit	Core	Core	Care	OP Unit	LDIST	SFU	Gore	Core	Core	OP Unit	Core	Core	Core	DP Unit	LOIST	s
Core	Core	Coro	DP Unit	Cont	Čore	Core	DP Unit	LOST	SFU	Core	Core	Core	OP Unit	Cont	Core	Core	DP Unit	LD/ST	s
Sore	Core	Core	DP Unit	Core	Čore	Core	DP Unit	LOIST	ŠEU	Core	Core	Core	OP Unit	Core	Core	Core	DP Unit	LDVST	
			-				OF ILS		àmi.									1.0107	
sore	Gore	Core	UP UNI	Gore	Core	Cont	UP Unit	Lors I	aru	Corte	Cone	Care	DP Unit	Core	Core	Core	CHY CUT	1.0/83	2
lore	Core	Com	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Cont	Core	Core	DP Unit	LO/ST	s
Core	Corre	Gore	DP Unit	Core	Core	Core	OP Unit	L0/5T	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/5T	5
Core	Care	Core	DP Unit	Core	Core	Core	OP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Gore	Gore	Core	DP Unit	LDIST	s
Sore	Core	Gore	DP Unit	Gore	Core	Core	OP Unit	LD/ST	SFU	Gore	Core	Core	OP Unit	Core	Core	Care	DP Unit	LOIST	s
Sore	Core	Core	DP Unit	Corre	Core	Com	DP Unit	LD/ST	SFU	Corre	Čero	Core	OP Unit	Com	Core	Core	DP Unit	LD/ST	s
Core	Gore	Core	DP Unit	Core	Corn	Care	OP Unit	LOIST	SFU	Core	Core	Core	DP Unit	Gom	Core	Core	DP Unit	LDIST	s
Core	Core	Core	DP Unit	Core	Core	Core	OP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	s
Core	Core	Core	DP UNI	Corte	Core	Care	OP Unit	LD/ST	SFU	Core	Core	Core	DP UNIL	Core	Core	Core	DP Unit	LD/ST	s
Tota	Com	Citta	DP Line	Com	Com	Core	DP-U/de	LOAT	SEL	Cores.	Com	Core	DP Unit	Core	Core	Corr	DP Unit	LDIST	
							-		0.00				-			Conte	Construction		
one	Core	Core	DP Unit	Core	Corn	Core	OP Unit	LD/ST	SFU	Cons	Core	Core	OP Unit	Cone	Cart	Core	OP Unit	LD/ST	2
						1	12 KB	Share	ed Me	et ne emor	y/L1	Cac	he						
							48 K	B Rea	ad-O	nly D	ata C	acho	3				-		
Tex Tex			Tex			Tex	Tex		Tex		Tex		Tex		I	Tex			
	Tex Tex		¢	Tex			Tex	Tex		Tex		Tex		Tex			Tex		

Fonte: NVIDIA Whitepaper: NVIDIA Next Generation CUDA Compute Architecture: Kepler GK110/210 V1.0. 2014.

Architecture details

Here's your new toy!



Two GPUs (GK210) per device 12GB RAM per GPU 480GB/s memory bandwidth

15 **Multiprocessors** (MP), 192 **CUDA Cores**/MP = 2880 CUDA Cores

~ 500-800 Mhz Clocks ~ 250 W

When/How to use them?

- Separate device memory
- Many-cores
- Multi-threading
- Vectors
- Memory strides matter
- Smaller caches







How to use them?

- Today
 - Libraries
 Programming languages
 APIs
- Tomorrow
 - Standard and HW agnostic compiler directives
 - Unified architecture, standardized programming language
 - PGAS?



How to deal with it?

99222

First rule: do not reinvent the wheel!



How to deal with it?

First rule: do not reinvent the wheel!



GPU Programming

- C OpenACC, CUDA C, OpenCL, ...
- C++ Thrust, CUDA C++, OpenCL, ...
- Fortran OpenACC, CUDA Fortran
- Python PyCUDA, Copperhead

Numerical analytics

MATLAB, Mathematica, LabVIEW



CUDA

- Only Nvidia GPUs (*)
- Freely available and well documented
- A lot of stuff on the web
- Mature project, but still evolving
- Set of extensions to C/C++ to define the kernels and to configure the kernel execution
- Proprietary software





Heterogeneous programming

- CPU and GPU are separate devices with separate memory spaces
- Different portions of the code runs on the CPU or on the GPU.





Heterogeneous programming

"host": the CPU/DRAM

"device": the GPU/and its memory

"**kernel**": the chunk of your code that you invoke many times: once per input element.





Heterogeneous programming

- Typical code progression
 - Memory allocated on host and device
 - Data is transferred **from** the *Host* to the *Device*
 - Kernel is lunched by the Host on the Device
 - Data is transferred **from** the *Device* **to** the *Host*.
 - Memory is deallocated.

Heterogeneous programming



http://rtcmagazine.com/articles/view/103718



CUDA Execution Model



- Warp: group of 32 threads handled by the scheduler. Always use 32*n!
- **Thread**: each execute the kernel. Can be synchronized. Can be arranged in 3D: x,y,z. Useful for programming and memory access.
- Block: Group of threads.
- Grids: Group of Blocks

CUDA Execution Model

444

• maximum number of threads per dimension in a block is 1024^(*)!



CUDA Execution Model



ISIS



CUDA Execution Model

• Where do I find all these info?!

\$CUDA_HOME/samples/bin/x86_64/
linux/release/deviceQuery



CUDA Memory



Three types of memory (actually five, but...):

- Global memory
- Shared memory
- Local (or private) memory

Readable/writable by all threads

Device global memory



Cineca **High Performance** Computing 2017

CUDA Memory

On the GPU:

- Memory optimization is vital on GPU.
- Different memory types have different latency.
- Coalescent access is mandatory.
- On the DRAM:
- Pinned memory
- Pointers with restricted



If the memory addressed by the restrict-qualified pointer is modified, no other pointer will access that same memory.



CUDA Memory

On the GPU:

- Memory optimization is vital on CPU
- Different memory types the different latency.
- Coalescent access in andatory.

On the DRA

- Pinned memory
- Pointers with restricted

If the memory addressed by the restrict-qualified pointer is modified, no other pointer will access that same memory.



Pageable Data Transfer



Pinned Data Transfer

CUDA syntax

- A CUDA kernel function is defined using the
- A CUDA kernel always returns void!
- when a CUDA kernel is called, it is executed N times in parallel by N different CUDA threads on one device.

___qlobal___

• CUDA threads that execute that kernel are specified using the **kernel execution** configuration **syntax**:

CudaKernelFunction <<<..., ...>>> (arg_1, arg_2, ..., arg_n)



CUDA syntax

- each thread has a unique thread ID, threads within a block can be synchronized
- the thread ID is accessible through the built-in variable

threadIdx

threadIdx are a 3-component vector
 use .x, .y, .z to access its components

https://www.slideshare.net/pipatmet/hpp-week-1-summary

CUDA syntax

Grid = [Vector~3D Matrix] of Blocks

- Block = [Vector~3D Matrix] of Threads
 - Thread = One that computes





https://www.slideshare.net/pipatmet/hpp-week-1-summary

Cineca TRAINING High Performance Computing 2017

CUDA syntax



kernel_name<<<int,int>>> (args);
kernel_name<<<dim3,dim3>>> (args);

<<<gridDim, blockDim>>>

Imgs from: https://www.slideshare.net/pipatmet/hpp-week-1-summary



CUDA syntax

• "Standard" memory access

- cudaMalloc
- cudaFree
- cudaMemcpy
- Unified memory access
 - cudaMallocManaged
 - cudaFree



CUDA syntax

- "Standard" memory access
 - cudaMalloc
 - cudaFree
 - cudaMemcpy
 - Sync! Wait until kernel is finished, no need for manual sync
- Unified memory access
 - CudaMallocManaged
 - Needs cudaDeviceSync
 - cudaFree

int main()

10101

```
int N = ...;
size t size = N * sizeof(float);
```

```
// Allocate input vectors h_A and h_B in host memory
float* h_A = (float*)malloc(size);
float* h_B = (float*)malloc(size);
```

// Initialize input vectors

```
// Allocate vectors in device memory
float* d_A;
cudaMalloc(&d_A, size);
float* d_B;
cudaMalloc(&d_B, size);
float* d_C;
cudaMalloc(&d C, size);
```

```
// Copy vectors from host memory to device memory
cudaMemcpy(d_A, h_A, size, cudaMemcpyHostToDevice);
cudaMemcpy(d_B, h_B, size, cudaMemcpyHostToDevice);
```

```
// Copy result from device memory to host memory
// h_C contains the result in host memory
cudaMemcpy(h_C, d_C, size, cudaMemcpyDeviceToHost);
```

```
// Free device memory
cudaFree(d_A);
cudaFree(d_B);
cudaFree(d_C);
```

```
// Free host memory
...
```





d C, N);

CUDA syntax

int main() {

10101

int N = ...;
size_t size = N * sizeof(float);

• "Standard" memory acc

// Allocate input vectors h_A and h_B in host memory
float* h_A = (float*)malloc(size);
float* h_B = (float*)malloc(size);

// Initialize input vectors

// Copy result from device memory to host memory
// h_C contains the result in host memory
cudaMemcpy(h_C, d_C, size, cudaMemcpyDeviceToHost);

// Free device memory
cudaFree(d_A);
cudaFree(d_B);
cudaFree(d_C);

- cudaMallocManaged
- cudaFree

444

```
// Copy result from device memory to host memory
// h_C contains the result in host memory
cudaMemcpy(h_C, d_C, size, cudaMemcpyDeviceToHost);
```

```
// Free device memory
cudaFree(d_A);
cudaFree(d_B);
cudaFree(d_C);
```

```
// Free host memory
...
```

```
Ě.
```
CUDA syntax

• "Standard" memory access

- cudaMalloc
- cudaFree
- cudaMemcpy
- Unified memory acces
 - cudaMallocManaged
 - cudaFree

```
_global__ void AplusB(int *ret, int a, int b) {
    ret[threadIdx.x] = a + b + threadIdx.x;
}
int main() {
    int *ret;
    cudaMallocManaged(&ret, 1000 * sizeof(int));
    AplusB<<< 1, 1000 >>>(ret, 10, 100);
        cudaDeviceSynchronize();
    for(int i=0; i<1000; i++)
        printf("%d: A+B = %d\n", i, ret[i]);
    cudaFree(ret);
    return 0;
}</pre>
```





*/

Example 1

Adding matrices



Example 2

• Calculating pi (THE WRONG WAY)



Cineca

High Performance Computing 2017

Example 3

• Calculating pi (THE RIGHT WAY)

$$egin{aligned} &rac{\pi}{4} = rctan(1) \ &= \int_0^1 rac{1}{1+x^2}\,dx \end{aligned}$$

$$\int_a^b f(x)\,dxpprox h\sum_{n=0}^{N-1}f(x_n) \qquad \qquad x_n=a+nh \qquad \qquad h=(b-a)/N$$





CINECA

CUDA Fortran

- Fortran analog to CUDA C
- Syntax is similar to CUDA, but more concise
- Complete syntax only on PGI compilers (16.10 community edition freely available)
- Partial implementation on IBM compilers

- Allocate done by host, according to *"device"* attribute
- Memory is not virtual! You may run out, check!
- Just copy (no need for cuda sync).

```
real, device, allocatable :: a(:,:)
   real, allocatable :: b(:)
 2
 34
   attributes(device) :: b
 5
   real, device, allocatable :: a(:,:), c
   allocate( a(1:n,1:m), STAT=ivar )
   ! CHECK ivar
   allocate(c)
 8
 9
    1919
   deallocate( a, c )
10
11
12
13
14
   module mm
15
      real, device, allocatable :: a(:)
16
     real, device :: x, y(10)
     real, constant :: c1, c2(10)
17
18
     integer, device :: n
19
     contains
        attributes(global) subroutine s( b )
20
21
   end module mm
```

CUDA Fortran Syntax

- Allocate done by host, according to *"device"* attribute
- Memory is not virtual! You may run out, check!
- Just copy (no need for cuda sync)

97666

```
program cuf memory
 2
   #ifdef USE CUDA
    use cudafor
   #endif
   implicit none
   ! Define the floating point kind to be single/double precision
 9
   integer, parameter :: fp kind = kind(0.0d0)
   !integer, parameter :: fp kind = kind(0.0)
10
11
12
   ! Define
   real (fp kind), dimension(:,:), allocatable :: A, B, C
13
   real (fp kind) :: rand vals(10,10)
14
   #ifdef USE CUDA
15
    attributes(device):: A,B,C
16
17
   #endif
18
19
    CALL RANDOM NUMBER(rand vals)
20
21
    allocate(A(10,10))
22
23
    allocate(B(10,10))
    allocate(C(10,10))
24
25
    A=1. fp kind
26
    B=2. fp kind
27
    C=rand vals
28
29
    deallocate(A,B,C)
30
   end program cuf memory
31
```

CUDA Fortran Syntax

- Every copy statement is blocking
- Copy will wait until kernel has finished
- Scalars can be passed by value to kernels

99444

```
program cuf memory
 2
   #ifdef USE CUDA
    use cudafor
   #endif
   implicit none
   ! Define the floating point kind to be single/double precision
   integer, parameter :: fp kind = kind(0.0d0)
   !integer, parameter :: fp kind = kind(0.0)
10
11
   ! Define
12
13
   real (fp kind), dimension(:,:), allocatable :: A, B, C
   real (fp kind) :: rand vals(10,10)
14
   #ifdef USE CUDA
15
    attributes(device):: A,B,C
16
17
   #endif
18
19
    CALL RANDOM NUMBER(rand vals)
20
21
    allocate(A(10,10))
22
    allocate(B(10,10))
23
    allocate(C(10,10))
24
    A=1. fp kind
26
    B=2. fp kind
27
    C=rand vals
29
    deallocate(A,B,C)
30
   end program cuf memory
31
```

CUDA Fortran Syntax

• Running kernels

```
1 call vaddkernel <<<(N+31)/32,32 >>> (A,B,C,N)
2 
3 
4 type(dim3) :: g, b
5 g = dim3((N+31)/32, 1, 1)
6 b = dim3( 32, 1, 1 )
7 call vaddkernel <<< g, b >>> ( A, B, C, N )
```

You can create interfaces Launch is **asynchronous!** It will return immediately so be careful with timing.

- Writing kernels:
 - "global" attribute defines kernels
 - Scalars and fixed size arrays are in local memory
 - Allowed data types:
 - Integer(1..8), logical, real(4,8), complex(4,8), derivedtype



- Writing kernels:
 - Predefined variables:
 - blockIdx, threadIdx, gridDim, blockDim, warpSize
 - Valid statements
 - Assignment
 - For, do, while, if, goto, switch...
 - Call device function
 - Call intrinsic function

```
attributes(global) subroutine increment(a, b)
implicit none
integer, intent(inout) :: a(:)
integer, value :: b
integer :: i, n
i = blockDim%x*(blockIdx%x-1) + threadIdx%x
n = size(a)
if (i <= n) a(i) = a(i)+b
end subroutine increment</pre>
```

- Writing kernels:
 - INVALID statements
 - I/O (read, write, open...)
 - Pointer assignment
 - Recursive calls
 - ENTRY, ASSIGN statement
 - Stop, pause
 - (allocate/deallocate in PGI 13.0)

```
attributes(global) subroutine increment(a, b)
implicit none
integer, intent(inout) :: a(:)
integer, value :: b
integer :: i, n
i = blockDim%x*(blockIdx%x-1) + threadIdx%x
n = size(a)
if (i <= n) a(i) = a(i)+b
end subroutine increment</pre>
```



Cineca

High Performance Computing 2017

1 ! 2 ! Simple Fortan90 program that multiplies 2 square matrices calling Sgemm 3 ! C = alpha A*B + beta C program matrix_multiply 7 #ifdef USE CUDA 8 use cudafor 9 use cublas 10 #endi 11 implicit none 13 ! Define the floating point kind to be single_precision 14 integer, parameter :: fp_kind = kind(0.0d0) 15 !integer, parameter :: fp_kind = kind(0.0) 17 ! Define 18 real (fp kind), dimension(:,:), allocatable ::
19 #ifdef USE_CUDA A, B, C 20 attributes(device):: A,B,C 21 integer:: istat 22 #endi time_start,time_end, wallclock 23 double precision :: 24 real (fp_kind):: alpha=1._fp_kind, beta=1._fp_kind, c_right 25 integer:: i,j,m1,m2 29 !do m1=128,128,64 30 do m1=128,4096,64 31 !do m1=128,1024,64 32 !do m1=128,256,64 allocate(A(m1,m1)) allocate(B(m1,m1)) allocate(C(m1,m1)) ! Initialize the matrices A, B and C 39 A=1._fp_kind 40 B=2._fp_kind 41 C=3._fp_kind ! With the prescribed inputs, each element of the C matrix should be equal to c right c_right= 2. fp_kind*m1+3. fp_kind 46 ! Compute the matrix product computation time_start= wallclock(); 50 #ifdef USE CUDA istat=cudaDeviceSynchronize() 52 #end call dgemm('n', 'n', m1, m1, m1, alpha, A, m1, B, m1, beta, C, m1) 54 #ifdef USE_CUDA istat=cudaDeviceSynchronize() 56 #endif !call cpu time(time end) time_end= wallclock(); ! Print timing information print "(15,1x,a,1x,f9.5,2x,a,f12.4)", m1, " time =",time_end-time_start, " MFLOPS=",1.e-6"2. fp kind"m1"m1"m1/(time_end-time_start) deallocate(A,B,C) 66 end do 68 end program matrix_multiply 99222 CINECA

12

16

26 27 28

33 34

35

36 37 38

42 43

44

45

47 48

49

51

55

57 58

59

60 61

67

```
Cineca
                                                                                                                                                                                                                                                                                                                                                                                                               High Performance
                                                                                                                                                                                                                                                                                                                                                                                                               Computing 2017
          ! Simple Fortan90 program that multiplies 2 square matrices calling Sgemm
    3 ! C = alpha A*B + beta C
         program matrix multiply
    7 #ifdef USE CUDA
    8 use cudafor
    9
         use cublas
 10 #endii
 11 implicit none
12
13
\frac{14567}{1110} \\ \frac{1222}{222} \\ \frac{2222}{222} \\ \frac{
                              ! Simple Fortan90 program that multiplies 2 square matrices calling Sgemm
                   2
                   3
                                          C = alpha A^*B + beta C
                   4
                   5
                             program matrix multiply
                  6
                 7
                             #ifdef USE CUDA
                 8
                                use cudafor
                 9
                                 use cublas
              10
                             #endif
             11
                             implicit none
             12
             13
                             ! Define the floating point kind to be single precision
                             integer, parameter :: fp kind = kind(0.0d0)
             14
             15
                              !integer, parameter :: fp kind = kind(0.0)
             16
             17
                             ! Define
                             real (fp kind), dimension(:,:), allocatable :: A, B, C
             18
             19 #ifdef USE CUDA
             20
                                attributes(device):: A,B,C
             21
                                 integer:: istat
             22
                             #endif
             23
                             double precision ::
                                                                                                                                             time start, time end, wallclock
                                                                                                                                 alpha=1. fp kind, beta=1. fp kind, c right
                             real (fp kind)::
             24
             25
                             integer:: i,j,m1,m2
            26
 67
 68
            27
   99666
   CINECA
```

```
program matrix_multiply
     #1 falat lice cuna
   8 u 29
                 !do m1=128,128,64
   9 U
          30
                do m1=128,4096,64
 10 #e 30
11 im 31
                 !do m1=128,1024,64
 11 im 31

12 / 32

13 / 32

14 in 33

15 /1 34

16 / 34

17 / 35

18 re 36

19 #1 36

20 e 37

21 i 36

23 do 39

24 re 40

25 in 40

26
                 !do m1=128,256,64
                  allocate(A(m1,m1))
                  allocate(B(m1,m1))
                  allocate(C(m1,m1))
                  ! Initialize the matrices A, B and C
                  A=1. fp kind
                  B=2. fp kind

        25
        in
        40

        26
        41
        42

        27
        42
        42

        29
        10
        43

        30
        dc
        43

        31
        10
        44

        32
        10
        44

        33
        a
        46

        35
        a
        47

        36
        a
        47

        38
        a
        49

                  C=3. fp kind
                  ! With the prescribed inputs, each element of the C matrix should be equal to c right
                  c right= 2. fp kind*m1+3. fp kind
                 ! Compute the matrix product computation
                 time start= wallclock();
      : 49
  39
40
      A
      B 50
                #ifdef USE CUDA
 41 C 51
42 / 52
                   istat=cudaDeviceSynchronize()
                 #endif
 44 ° 53
                   call dgemm('n', 'n', m1, m1, m1, alpha, A, m1, B, m1, beta, C, m1)
  46 1 54
                #ifdef USE CUDA
  47
      t 55
                   istat=cudaDeviceSynchronize()
48 t 55
49 56
50 #i 57
                 #endif
 50 #1 57
52 #e 58
53 #1 59
55 #e 61
56 #e 61
59 t 62
59 t 63
                  !call cpu_time(time_end)
                  time_end= wallclock();
                 ! Print timing information
                 print "(15,1x,a,1x,f9.5,2x,a,f12.4)", m1, " time =",time_end-time_start, " MFLOPS=",1.e-6*2. fp_kind*m1*m1/(time end-time start)
  60
 61 / 64
62 p 65
                  deallocate(A,B,C)
 64
65
          66
                end do
      d
          67
 66 en
               end program matrix_multiply
 67
          68
 67
68 en
   99666
   CINECA
```

! Simple Fortan90 program that multiplies 2 square matrices calling Sgemm ! C = alpha A*B + beta C

CUDA Fortran Syntax

444

• Cuf kernels, automatic kernel generation!





CINECA

OpenACC

- Directive based
- Initiative to guide future OpenMP standardization
- Targets NVIDIA and AMD GPUs, Intel's Xeon Phi, FPGAs ...
- Works with C, C++ and Fortran
- Standard available at: www.openacc.org



OpenACC

- Implementations:
 - PGI
 - GNU (experimental, >= 5.1)
- Main difference wrt OpenMP
 - scalars are firstprivate by default
 - more concise
 - data handling slightly different



OpenACC

• PROs:

- High-level. No involvement of OpenCL, CUDA, etc.
- Single source. No forking off a separate GPU code.
- Experience shows very favorable comparison to lowlevel implementations of same algorithms.
- Performance portable: in principles GPU accelerators and co-processors from any vendor.
- Incremental. Can be quick.
- Support AMD gpus (likely)



OpenACC

- CONs:
 - Compilers availability limited (but growing)
 - Not as low level as CUDA or OpenCL

How it looks like

```
void saxpy(int n,
            float a,
            float *x,
            float *restrict y)
{
    #pragma acc parallel loop
    for (int i = 0; i < n; ++i)
        y[i] = a*x[i] + y[i];
}
....
// Perform SAXPY on 1M elements
saxpy(1<<20, 2.0, x, y);
....
```

subroutine saxpy(n, a, x, y)
real :: x(:), y(:), a
integer :: n, i
\$!acc parallel loop
do i=1,n
y(i) = a*x(i)+y(i)
enddo
\$!acc end parallel loop
end subroutine saxpy

! Perform SAXPY on 1M elements
call saxpy(2**20, 2.0, x_d, y_d)

CINECA

Directive Syntax

• C

#pragma acc directive [clause [,] clause] ...]
Often followed by a structured code block

• Fortran

!\$acc directive [clause [,] clause] ...]

Often paired with a matching end directive surrounding a structured code block

!\$acc end directive



OpenACC parallel

- Programmer identifies a block of code suitable for parallelization and <u>guarantees</u> that no dependency occurs across iterations
- Compiler generates parallel instructions for that loop e.g., a parallel CUDA kernel for a GPU

```
#pragma acc parallel loop
for (int j=0;j<n;j++) {
  for (int i=0;i<n;i++) {
    A[j][i] = B[j][i] + C[j][i]
  }
}</pre>
```



OpenACC kernels

 The kernels construct expresses that a region may contain parallelism and the compiler determines what can be safely parallelized.

```
!$acc kernels
do i=1,n
        a(i) = 0.0
        b(i) = 1.0
        c(i) = 2.0
end do
do i=1,n
        a(i) = b(i) + c(i)
end do
!$acc end kernels
```



OpenACC parallel vs kernel

parallel

- Requires analysis by programmer to ensure safe parallelism
- Straightforward path from OpenMP
- Mandatory to fully control the different levels of parallelism
- Implicit barrier at the end of the parallel region

kernels

- Compiler performs parallel analysis and parallelizes what it believes safe
- Can cover larger area of code with a single directive
- Needs clean codes and sometime directives to help the compiler
- Implicit barrier at the end and between each kernel (e.g. loop)



OpenACC loop

- Applies to a loop which must immediately follow this directive
- Describes:
 - type of parallelism
 - loop-private variables, arrays, and reduction operations
- We already encountered it combined with the parallel directive

```
C Fortran

#pragma acc loop [clause ...] !$acc loop [clause ...]

{ for block } { do block }
```

OpenACC independent

- In a kernels construct, the independent *loop* clause helps the compiler in guaranteeing that the iterations of the loop are independent wrt each other
- E.g., consider <u>m>n</u>

```
#pragma acc kernels
#pragma acc loop independent
for(int i;i<n;i++)
    c[i] = 2.*c[m+i];</pre>
```

 In parallel construct the independent clause is implied on all loop directives without a seq clause



OpenACC seq

- The seq clause specifies that the associated loops have to be executed sequentially on the accelerator
- Beware: the loop directive applies to the immediately following loop

```
#pragma acc parallel
#pragma acc loop // independent is automatically enforced
for(int i;i<n;i++)
  for(int k;k<n;k++)
#pragma acc loop seq
   for(int j;j<n;j++)
        c[i][j][k] = 2.*c[i][j+1][k];
```

OpenACC reduction

- The reduction clause on a loop specifies a reduction operator on one or more scalar variables
 - For each variable, a private copy is created for each thread executing the associated loops
 - At the end of the loop, the values for each thread are combined using the reduction clause
- Common operators are supported: + * max min && ||

```
#pragma acc parallel loop reduction(max:err) shared(A, Anew, m, n)
for(int j = 1; j < n-1; j++) {
   for(int i= 1; i< m-1; i++) {
     Anew[j][i] = 0.25 * (A[j][i+1]+A[j][i-1]+A[j-1][i]+A[j+1][i]);
     err = max(err, abs(Anew[j][i] -A[j][i]);
   }
}</pre>
```



CINECA

OpenMP 4.5

- Spec. available since Nov. 2015
- Already implemented in:
 - GCC 6.0 (almost)
 - Clang
- Similar directives but:
 - No independent clause
 - No kernels, you have to be the paranoid!



OpenMP 4.5

- target
- teams
- distribute
- parallel
- for / do
- simd
- is_device_ptr(...)

- parallel / kernels
- parallel / kernels
- loop gang
- parallel / kernels
- loop worker or loop gang

Cineca

High Performance Computing 2017

- loop vector
- deviceptr(...)





CINECA
PGAS model

• Partitioned Global Address Space (PGAS) programming model

Cineca

- Assumes a global memory address space that is logically partitioned and a portion of it is local to each process or thread.
- A process can directly access a memory portion owned by another process.
- Combine the advantages of a SPMD programming style for distributed memory systems (as employed by MPI) with the data referencing semantics of shared memory systems.

PGAS Model

- Unified Parallel C (UPC)
- CoArray Fortran (CAF)
- X10 (IBM)
- Chapel (CRAY, chapel.cray.com)

PGAS model

Memory models

	Thread Count	Memory Count	Nonlocal Access
Serial	1	1	N/A
OpenMP	1 to p	1	N/A
MPI	р	р	No. Use messages.
UPC, CAF	р	р	YES
X10, Chapel	р	q	YES

CINECA



Coarray

- Cray Compiler (Gold standard Commercial)
- Intel Compiler (Commercial)
- GNU Fortran (Free GCC)
- Rice Compiler (Free Rice University)
- OpenUH (Free University of Houston)

Unified Parallel C

- extension of the C Programming language designed for high performance computing on large-scale parallel machines
- Same concept of CAF
- Cray compilers, as well as through Berkeley UPC



CAF – basic rules

- A program is treated as if it were replicated at the start of execution (SPMD), each replication is called an image.
- Each image executes asynchronously.
- An image has an image index, that is a number between one and the number of images, inclusive.
- A coarray is indicated by trailing []. Co-Arr ay Fortr an: a(2)[*]



Cineca

CAF – basic rules

- A coarray could be a scalar or array, static or dynamic, and of intrinsic or derived type.
- A data object **declared without trailing []** is local.
- If not specified, coarrays on local image are accessed.
- Explicit synchronization statements are used to maintain program correctness



CAF – basic rules

- When we declare a coarray variable the following statements are true:
 - The coarray variable exists on each image.
 - The coarray name is the same on each image.
 - The size is the same on each image.

$$x(:) = y(:) [q]$$



CAF memory decalration

```
! Scalar coarray
integer :: x[*]
! Array coarray
real , dimension(n) :: a[*]
! Another array declaration
real , dimension(n), codimension [*] :: a
! Scalar coarray corank 3
integer :: cx[10, 10, *]
! Array coarray corank 3
! different cobounds
real :: c(m,n) :: [0:10,10,*]
! Allocatable coarray
real , allocatable :: mat (: ,:)[:]
allocate(mat(m,n)[*])
! Derived type scalar coarray
type(mytype) :: xc[*]
```

CINECA

CAF segments

• A segment is a piece of code between synchronization points. Sync are SYNC ALL, SYNC MEMORY, SYNC IMAGES

Cineca

- The compiler is free to apply optimizations within a segment.
- Segments are ordered by synchronization statement and automatic sync happens at dynamic memory actions ([de]allocate).

```
real :: p[*]
                               ! Segment
                                          1
sync all
if (this_image ()==1) then
                                 Segment
                                          2
  read (*,*) p
  do i = 2, num_images ()
    p[i] = p
  end do
end if
                                 Segment
                                          2
sync all
                                 Segment
                                          3
```

CAF segments

• A segment is a piece of code between synchronization points. Sync are SYNC ALL, SYNC MEMORY, SYNC IMAGES

Cineca

- The compiler is free to apply optimizations within a segment.
- Segments are ordered by synchronization statement and automatic sync happens at dynamic memory actions ([de]allocate).

```
real :: p[*]
                               ! Segment
                                           1
sync all
if (this image ()==1) then
                                 Segment
                                           2
  read (*,*) p
  do i = 2, num images ()
    q = [i]q
  end do
end if
                                 Segment
                                           2
sync all
                                 Segment
                                           3
```

OpenCL

- Similar to CUDA, but even more low level
- Targets all kind of accelerators!
- If you have CUDA kernels, you may get OpenCL kernels rather easily
- Experience: performance not as good as CUDA
- Missing Fortran direct access (C wrap needed)
- Lot of code available, reuse possible.
- **Open standard** maintained by a non-profit technology consortium (Khronos Group).





ROCm

- Alternative to CUDA for (multi) GPU programming
- Extremenly new (started in 2016)
 - HC C++ API: C++ 11/14 compiler
 - HIP: Tools and API to convert CUDA to portable C++ API.



Let's take a breath and look around...





Take home message

- Complexity will increase
 - Many GPUs
 - Many different many Core chips
 - FPGA (?)



Take home message

- Accelerators' architecture is evolving quickly
 - Eg. AMD heavily targeting GPGPU for scientific computation lately.
- Portability is recommended for today and for tomorrow
 - Code maintenance
 - Code evolution
- Open standards (eg. OpenACC, OpenMP) must be considered.
 - Code not bound to a specific company's will/fate.
 - Community effort for standardization, evolution and support.
- Choose a reasonable compromise between readability, **maintainability** and **performance**.

Cineca

Take home message

- Use libraries
- Separate computation intensive part from the main code: separate independent components. (Eg. Hamiltonian construction & solution)
- Think of data distribution/locality
- Facilitate overlap of communication and computation



Take home message



CINECA