### Overview of the vectorization techniques. Getting ready for AVX-512

Fabio Affinito (SCAI - Cineca)



## The need for SIMD vectorization

Is the Intel<sup>®</sup> Xeon Phi<sup>™</sup> coprocessor right for me?



"Is the Intel® Xeon Phi<sup>TM</sup> coprocessor right for me?", by Eric Gardner - https://software.intel.com/en-us/articles/is-the-intel-xeon-phi-coprocess



#### How to enable SIMD vectorization?

#### Enabling parallelism with Intel® Parallel Studio XE 2015 tool suite



Single programming model for all your code

- Based on standards: OpenMP/MPI, C/C++/Fortran
- Programmers/tools responsibility to expose DLP/TLP parallelism

#### Exposing TLP/DLP in your application will benefit today and future Intel<sup>®</sup> Xeon<sup>®</sup> processors and Intel<sup>®</sup> Xeon Phi<sup>™</sup> coprocessors

- Including SIMD vectorization on future Intel® AVX-512 products



# Single Instruction Multiple Data (SIMD)

#### Technique for exploiting DLP on a single thread

- Operate on more than one element at a time
- Might decrease instruction counts significantly

#### Elements are stored on SIMD registers or *vectors* Code needs to be *vectorized*

- Vectorization usually on *inner* loops
- Main and *remainder* loops are generated



### Past, present, and future of Intel SIMD types





SuperComputing Applications and annovation VX-512 instructions, check out James Reinders' initial and updated post for this topic.

# Intel® AVX2/IMCI/AVX-512 differences

	Intel <sup>®</sup> Initial Many Core Instructions	Intel <sup>®</sup> Advanced Vector Extensions 2	Intel <sup>®</sup> Advanced Vector Extensions 512 <b>AVX-512</b>
Introduction	2012	2013	2015
Products	Knights Corner	Haswell, Broadwell	Knights Landing, future Intel® Xeon® and Xeon® Phi™ products
Register file	SP/DP/int32/int64 data types 32 x 512-bit SIMD registers 8 x 16-bit mask registers	SP/DP/int32/int64 data types 16 x 256-bit SIMD registers No mask registers (instr. blending)	SP/DP/int32/int64 data types 32 x 512-bit SIMD registers 8 x (up to) 64-bit mask
ISA features	Not compatible with AVX*/SSE* No unaligned data support Embedded broadcast/cvt/swizzle MVEX encoding	Fully compatible with AVX/SSE* Unaligned data support (penalty) VEX encoding	Fully compatible with AVX*/SSE* Unaligned data support (penalty) Embedded broadcast/rounding EVEX encoding
Instruction features	Fused multiply-and-add (FMA) Partial gather/scatter Transcendental support	Fused multiply-and-add (FMA) Full gather	Fused multiply-and-add (FMA) Full gather/scatter Transcendental support (ERI only) Conflict detection instructions PFI/BWI/DQI/VLE (if applies)

CINEC

### Vectorization on Intel<sup>®</sup> compilers



### Auto vectorization

Relies on the compiler for vectorization

- No source code changes
- Enabled with -vec compiler knob (default in -02 and -03 modes)

Option	Description
-00	Disables all optimizations.
-01	Enables optimizations for speed which are know to not cause code size increase.
-02/-0 (default)	<ul> <li>Enables intra-file interprocedural optimizations for speed, including:</li> <li>Vectorization</li> <li>Loop unrolling</li> </ul>
-03	<ul> <li>Performs O2 optimizations and enables more aggressive loop transformations such as:</li> <li>Loop fusion</li> <li>Block unroll-and-jam</li> <li>Collapsing IF statements</li> <li>This option is recommended for applications that have loops that heavily use floating-point calculations and process large data sets. However, it might incur in slower code, numerical stability issues, and compilation time increase.</li> </ul>

#### Compiler smart enough to apply loop transformations

It will allow to vectorize more loops



# Vectorization: target architecture options

On which architecture do we want to run our program?

Option Description	
<u>-mmic</u>	Builds an application that runs natively on Intel <sup>®</sup> MIC Architecture.
<u>-xfeature</u> <u>-xHost</u>	Tells the compiler which processor features it may target, referring to which instruction sets and optimizations it may generate (not available for Intel® Xeon Phi <sup>TM</sup> architecture). Values for <i>feature</i> are: • COMMON-AVX512 (includes AVX512 FI and CDI instructions) • MIC-AVX512 (includes AVX512 FI, CDI, PFI, and ERI instructions) • CORE-AVX512 (includes AVX512 FI, CDI, BWI, DQI, and VLE instructions) • CORE-AVX2 • CORE-AVX-I (including RDRND instruction) • AVX • SSE4.2, SSE4.1 • ATOM_SSE4.2, ATOM_SSSE3 (including MOVBE instruction) • SSSE3, SSE3, SSE3 When using -xHost, the compiler will generate instructions for the highest instruction set available on the compilation host processor.
<u>-axfeature</u>	Tells the compiler to generate multiple, feature-specific auto-dispatch code paths for Intel® processors if there is a performance benefit. Values for <i>feature</i> are the same described for -xfeature option. Multiple features/paths possible, e.g.: -axSSE2, AVX. It also generates a baseline code path for the default case.

## Auto vectorization: not all loops will vectorize

Data dependencies between iterations

- Proven Read-after-Write data (i.e., loop carried) dependencies
- Assumed data dependencies
  - Aggressive optimizations (e.g., IPO) might help
- Vectorization won't be efficient
  - Compiler estimates how better the vectorized version will be
  - Affected by data alignment, data layout, etc.

Unsupported loop structure

- While-loop, for-loop with unknown number of iterations
- Complex loops, unsupported data types, etc.
- (Some) function calls within loop bodies
  - Not the case for SVML functions

**RaW dependency** 

Inefficient vectorization

Function call within loop body



#### Auto vectorization on Intel<sup>®</sup> compilers



### Validating vectorization success

#### Generate compiler report about optimizations

-qopt-report[=n]

-qopt-report-file=<fname>

Generate report (level [1..5], default 2) Optimization report file (stderr, stdout also valid)

-qopt-report-phase=<phase>

Optimization report file (stderr, stdout also valid Info about opt. phase:

LOOP BEGIN at gas_dyn2.f90(193,11) inlined into gas_dyn2	.f90(4326,3
remark #15300: LOOP WAS VECTORIZED	
remark #15448: unmasked aligned unit stride loads: 1	
remark #15450: unmasked unaligned unit stride loads: 1	1
remark #15475: begin vector loop cost summary	
remark #15476: scalar loop cost: 53	
remark #15477: vector loop cost: 14.870	
remark #15478: estimated potential speedup: 2.520	
remark #15479: lightweight vector operations: 19	
remark #15481: heavy-overhead vector operations: 1	
remark #15488: end vector loop cost summary	
remark #25456: Number of Array Refs Scalar Replaced In	n Loop: 1
remark #25015: Estimate of max trip count of loop=4	
LOOP END	

loop	Loop nest optimizations	
par	Auto-parallelization	
vec	Vectorization	
openmp	OpenMP	
offload Offload		
ipo	Interprocedural optimizations	
pgo	Profile Guided optimizations	
cg	Code generation optimizations	
tcollect	Trace analyzer (MPI) collection	
all	All optimizations (default)	

Vectorized loop

<pre>LOOP BEGIN at gas_dyn2.190(2346,15) remark #15344: loop was not vectorized: vector dependence prevents vectorization remark #15346: vector dependence: assumed OUTPUT dependence between IOLD line 376 and IOLD line 354 remark #25015: Estimate of max trip count of loop=3000001 LOOP END</pre>	Non-vectorized loop
LOOP BEGIN at dag dup2 $f90(2346.15)$	



# Guided vectorization: disambiguation hints

Get rid of assumed vector dependencies



# Some Intel<sup>®</sup> compiler directives

Directive	Description
distribute, distribute_point	Instructs the compiler to prefer loop distribution at the location indicated.
inline	Instructs the compiler to inline the calls in question.
ivdep	Instructs the compiler to ignore assumed vector dependencies.
loop_count	Indicates the loop count is likely to be an integer.
optimization_level	Enables control of optimization for a specific function.
parallel/noparallel	Facilitates auto-parallelization of an immediately following loop; using keyword always forces the compiler to auto-parallelize; noparallel pragma prevents auto-parallelization.
[no]unroll	Instructs the compiler the number of times to unroll/not to unroll a loop
[no]unroll_and_jam	Prevents or instructs the compiler to partially unroll higher loops and jam the resulting loops back together.
unused	Describes variables that are unused (warnings not generated).
[no]vector	Specifies whether the loop should be vectorised. In case of forcing vectorization that should be according to the given <u>clauses</u> .
	S and innovation



CINEC

### Guided vectorization: #pragma simd

#### Force loop vectorization ignoring **all** dependencies

- Additional <u>clauses</u> for specify reductions, etc.

#### SIMD loop

SIMD function

```
void v_add(float *c, float *a, float *b)
{
    #pragma simd
    for (int i = 0; i < N; i++)
        c[i] = a[i] + b[i];
    ...
    for (int i = 0; i < N; i++)
        v_add(C[i], A[i], B[i]);
    ...
</pre>
```



### Guided vectorization: #pragma simd

Also supported in OpenMP

- Almost same functionality/syntax
  - Use #pragma omp simd [clauses] for SIMD loops
  - Use #pragma omp declare simd [clauses] for SIMD functions
- See <u>OpenMP 4.0 specification</u> for more information



# Explicit vectorization with array notation

Express high-level vector parallel array operations

- Valid notation in Fortran since Fortran 90
- Supported in C/C++ by Intel<sup>®</sup> compiler (<u>Cilk<sup>™</sup> Plus</u>) and GCC 4.9
  - Enabled by default on Intel<sup>®</sup> compiler, use -fcilkplus option on GCC
- No additional modifications to source code
- Most arithmetic and logic operations already overloaded
- Also built-in reducers for array sections

#### Vectorization becomes explicit

- C/C++ syntax: array-expression[lower-bound:length[:stride]]

**Samples** 

a[:]	//	All elements
a[2:6]	//	Elements 2 to 7
a[:][5]	//	Column 5
a[0:3:2]	//	Elements 0,2,4

SIMD function invoked with array notation

```
__declspec(vector)
void v_add(float c, float a, float b)
{
    c = a + b;
}
...
v_add(C[:], A[:], B[:]);
```



### Improving vectorization: data layout

Vectorization more efficient with unit strides

- Non-unit strides will generate gather/scatter
- Unit strides also better for data locality
- Compiler might refuse to vectorize

AoS vs SoA

Layout your data as Structure of Arrays (SoA)

Traverse matrices in the right direction

- C/C++: a[i][:], Fortran: a(:,i)
- Loop interchange might help
  - Usually the compiler is smart enough to apply it
  - Check compiler optimization report

#### Array of Structures vs Structure of Arrays

// Array of Structures (AoS)
struct coordinate {
 float x, y, z;
} crd[N];
...

```
for (int i = 0; i < N; i++)
    ... = ... f(crd[i].x, crd[i],y, crd[i].z);</pre>
```

Consecutive elements in memory \_\_\_\_\_

```
x0 y0 z0 x1 y1 z1 ... x(n-1) y(n-1) z(n-1)
```

// Structure of Arrays (SoA)
struct coordinate {
 float x[N], y[N], z[N];
} crd;
...
for (int i = 0; i < N; i++)
... = ... f(crd.x[i], crd.y[i], crd.z[i]);</pre>

Consecutive elements in memory





SuperComputing Applications and Innovation

18

# Improving vectorization: data alignment

Unaligned accesses might cause significant performance degradation

- Two instructions on current Intel<sup>®</sup> Xeon Phi<sup>™</sup> coprocessor
- Might cause "false sharing" problems
  - Consumer/producer thread on the same cache line

Alignment is generally unknown at compile time

- Every vector access is potentially an unaligned access
  - Vector access size = cache line size (64-byte)
- Compiler might "peel" a few loop iterations
  - In general, only one array can be aligned, though

When possible, we have to

- Align our data
- Tell the compiler data is aligned
  - Might not be always the case





### Improving vectorization: data alignment

How to	Language	Syntax	Semantics
	C/C++	<pre>void* _mm_malloc(int size, int n)</pre>	Allocate memory on heap aligned to <i>n</i>
	C/C++	<pre>int posix_memalign    (void **p, size_t n, size_t size)</pre>	byte boundary.
	C/C++	declspec(align(n)) array	
align data	Fortran (not in common section)	<pre>!dir\$ attributes align:n::array</pre>	Alignment for variable declarations.
	Fortran (compiler option)	-align <i>n</i> byte	
	C/C++	<pre>#pragma vector aligned</pre>	Vectorize assuming all array data
tell the compiler	Fortran	!dir\$ vector aligned	accessed are aligned (may cause fault otherwise).
about it	C/C++	assume_aligned( <i>array</i> , n)	Compiler may assume array is aligned
	Fortran	!dir\$ assume_aligned array:n	to <i>n</i> byte boundary.



### Vectorization with multi-version loops



SuperComputing Applications and Innovation

## **Other considerations**

Loop tiling/blocking to improve data locality

- Square tiles so elements can be reused

#### Use streaming loads/stores to save bandwidth

- #pragma vector [non]temporal(list)
- -qopt-streaming-stores=[always|never|auto]
- -qopt-streaming-cache-evict[=n]

#### (Intel<sup>®</sup> MIC only)

#### Tune software prefetcher

- -qopt-prefetch[=n]
- -qprefetch-distance=n1[,n2]
- #pragma [no]prefetch [clauses]

(Intel<sup>®</sup> MIC only) (Intel<sup>®</sup> MIC only)



#### Low level (explicit) vectorization A.k.a "ninja programming"



## How to get ready for Intel<sup>®</sup> AVX-512?

#### BKM: Start optimizing your application today for current generation of Intel<sup>®</sup> Xeon<sup>®</sup> processors and Intel<sup>®</sup> Xeon<sup>™</sup> Phi coprocessors

Tune your AVX-512 kernels on non-existing silicon

- Compile with latest compiler toolchains
  - Intel<sup>®</sup> compiler (v15.0): -xCOMMON-AVX512, -xMIC-AVX512, -xCORE-AVX512
  - GNU compiler (v4.9): -mavx512f, -mavx512cd, -mavx512er, -mavx512pf
- Run Intel<sup>®</sup> Software Development emulator (SDE)
  - Emulate (future) Intel<sup>®</sup> Architecture Instruction Set Extensions (e.g. Intel<sup>®</sup> MPX, ...)
  - Tools available for detailed analysis
    - Instruction type histogram
    - Pointer/misalignment checker
  - Also possible to debug the application while emulated



### Summary

Programmers are mostly responsible of exposing DLP (SIMD) parallelism Intel<sup>®</sup> compilers provide sophisticated/flexible support for vectorization

- Auto, guided (assisted), and low-level (explicit) vectorization
- Based on OpenMP standards and specific directives
- Easily portable across different Intel<sup>®</sup> SIMD architectures

Fine-tuning of generated code is key to achieve the best performance

- Check whether code is actually vectorized
- Data layout, alignment, remainder loops, etc.

Get ready for Intel<sup>®</sup> AVX-512 by optimizing your application today on current generation of Intel<sup>®</sup> Xeon<sup>®</sup> processors and Intel<sup>®</sup> Xeon<sup>™</sup> Phi coprocessors



### **Online resources**

Intel<sup>®</sup> Xeon Phi<sup>™</sup>

<ul> <li><u>Developer portal</u></li> </ul>	Programming guides, tools, trainings, case studies, etc.
<ul> <li><u>Solutions catalog</u></li> </ul>	Existing Intel <sup>®</sup> Xeon Phi <sup>™</sup> solutions for known codes

Intel<sup>®</sup> software development tools, performance tuning, etc.

<ul> <li><u>Documentation library</u></li> </ul>	Il available documentation about Intel software
--	---

- Learning lab Learning material with Intel® Parallel Studio XE
- Performance Resources about performance tuning on Intel hardware
- Forums Public discussions about Intel SIMD, threading, ISAs, etc.

Other resources (white papers, benchmarks, case studies, etc.)

- <u>Go parallel</u> BKMs for Intel multi- and many-core architectures Colfax research
  - Publications and material on parallel programming

Research and development activities (WIP)



- Bayncore labs SuperComputing Applications and Innovation

## **Recommended books**



High performance parallelism pearls: multicore and many-core approaches, by James Reinders and Jim Jeffers, Morgan Kaufmann,

#### 2014



Intel<sup>®</sup> Xeon Phi<sup>™</sup> coprocessor high-performance programming, by Jim Jeffers and James Reinders, Morgan Kaufmann, 2013

Optimizing HPC applications with Intel<sup>®</sup> cluster tools, by Alexander Supalov et al, Apress, 2014

> The software optimization handbook, by Aart Bik, Intel<sup>®</sup> press, 2004

Parallel programming with Intel<sup>®</sup> Parallel Studio XE, by Stephen Blair-Chappell and Andrew Stokes, Wrox press,

2012



Parallel

Programming

with Intel Parallel Studio XE

SuperComputing Applications and Innovation

open

#### Intel<sup>®</sup> Xeon Phi<sup>™</sup> Coprocessor High Performance Programming



 The Software Vectorization

 Agebre Mathemedia Extensions for Maximum Performance

 Kertje: Die

Bakity (spears to System)