

Cineca TRAINING High Performance Computing 2016

Vectorization

V. Ruggiero (v.ruggiero@cineca.it) Roma, 20 July 2016 SuperComputing Applications and Innovation Department

Outline



Topics

Introduction

Data Dependencies

Overcoming limitations to SIMD-Vectorization

Vectorization



Parallelism



Data

Vectorization Automatic Directives/Pragmas Libraries

Thread/Task

Multi-Threading OpenMP TBB, CilkTM Plus OpenCL pthreads

Process

Message Passing MPI







Topics covered

 What are the microprocessor vector extensions or SIMD (Single Instruction Multiple Data Units)

Summer School on PARALLEL

- How to use them
 - Through the compiler via automatic vectorization
 - Manual transformations that enable vectorization
 - Directives to guide the compiler
 - Through intrinsics
- Main focus on vectorizing through the compiler
 - Code more readable
 - Code portable

Outline



Topics

Introduction

Data Dependencies

Overcoming limitations to SIMD-Vectorization

Vectorization



What is Vectorization?

 Hardware Perspective: Specialized instructions, registers, or functional units to allow in-core parallelism for operations on arrays (vectors) of data.

Summer School on PARALLE

- Compiler Perspective: Determine how and when it is possible to express computations in terms of vector instructions
- User Perspective: Determine how to write code in a manner that allows the compiler to deduce that vectorization is possible.

Summer School on PARALLEL COMPUTING

What Happened To Clock Speed?

- Everyone loves to misquote Moore's Law:
 - "CPU speed doubles every 18 months."
- Correct formulation:
 - "Available on-die transistor density doubles every 18 months."
- ► For a while, this meant easy increases in clock speed
- Greater transistor density means more logic space on a chip



Clock Speed Wasn't Everything

- Chip designers increased performance by adding sophisticated features to improve code efficiency.
- Branch-prediction hardware.
- Out-of-order and speculative execution.
- Superscalar chips.
- Superscalar chips look like conventional single-core chips to the OS.
- Behind the scenes, they use parallel instruction pipelines to (potentially) issue multiple instructions simultaneously.

IF	ID	EX	MEM	WB					
IF	ID	EX	MEM	WB					
,	IF	ID	EX	MEM	WB				
,	IF	ID	EX	MEM	WB				
•		IF	ID	EX	MEM	WB			
		IF	ID	EX	MEM	WB			
			IF	ID	ΕX	MEM	WB		
			IF	ID	EX	MEM	WB		
				IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB	

CINECA

SIMD Parallelism

 CPU designers had, in fact, been exposing explicit parallelism for a while.

Summer School on PARALLEI

- MMX is an early example of a SIMD (Single Instruction Multiple Data) instruction set.
 - Also called a vector instruction set.
- ► Normal, scalar instructions operate on single items in memory.
 - Can be different size in terms of bytes, of course.
 - Standard x86 arithmetic instructions are scalar. (ADD, SUB, etc.)
- Vector instructions operate on packed vectors in memory.
- A packed vector is conceptually just a small array of values in memory.
 - ► A 128-bit vector can be two doubles, four floats, four int32s, etc.
 - ► The elements of a 128-bit single vector can be thought of as v[0], v[1], v[2], and v[3].

SIMD Parallelism

Vector instructions are handled by an additional unit in the CPU core, called something like a vector arithmetic unit.

Summer School on PARALLEI

- If used to their potential, they can allow you to perform the same operation on multiple pieces of data in a single instruction.
 - ► Single-Instruction, Multiple Data parallelism.
 - Your algorithm may not be amenable to this...
 - ▶ ... But lots are. (Spatially-local inner loops over arrays are a classic.)
- It has traditionally been hard for the compiler to vectorise code efficiently, except in trivial cases.
 - It would suck to have to write in assembly to use vector instructions...

Vector units



Summer School on PARALLEI

COMPUTING

- Vector Units performs parallel floating/integer point operations on dedicate SIMD units
 - ▶ Intel: MMX, SSE, SSE2, SSE3, SSE4, AVX
- Think vectorization in terms of loop unrolling
- Example: summing 2 arrays of 4 elements in one single instruction

vectorization







SIMD - evolution

- SSE: 128 bit register (Intel Core AMD Opteron)
 - 4 floating/integer operations in single precision
 - 2 floating/integer operations in double precision
- AVX: 256 bit register (Intel Sandy Bridge AMD Bulldozer)

Summer School on PARALLEI

- ▶ 8 floating/integer operations in single precision
- 4 floating/integer operations in double precision
- MIC: 512 bit register (Intel Knights Corner 2013)
 - 16 floating/integer operations in single precision
 - 8 floating/integer operations in double precision



Executing Our Simple Example

- Processors: Intel Haswell 2.40 GHz per node
- Accelerators: 2 Intel Phi 7120p per node





Summer School on PARALLEL COMPUTING

How do we access the SIMD units?

 C or fortran code and vectorizing compiler

Macros or Vector Intrinsics <u>rB</u> = _mm_load_ps(&b[i]);

```
for (i=0; i<LEN; i++)
c[i] = a[i] + b[i];</pre>
```

```
void example() {
    __m128 rA, rB, rC;
for (int i = 0; i <LEN; i+=4) {
    rA = _mm_load_ps(&a[i]);
    rB = _mm_load_ps(&b[i]);
    rC = _mm_add_ps(rA,rB);
    _mm_store_ps(&C[i], rC);
  }}</pre>
```

Assembly Language

```
..B8.5
movaps a(,%rdx,4), %xmm0
addps b(,%rdx,4), %xmm0
movaps %xmm0, c(,%rdx,4)
addq $4, %rdx
cmpq $rdi, %rdx
ji ..B8.5
```



Vector-aware coding

- Know what makes vectorizable at all
 - ▶ "for" loops (in C) or "do" loops (in fortran) that meet certain constraints

Summer School on PARALLEI

- Know where vectorization will help
- Evaluate compiler output
 - Is it really vectorizing where you think it should?
- Evaluate execution performance
 - Compare to theoretical speedup
- Know data access patterns to maximize efficiency
- ► Implement fixes: directives, compilation flags, and code changes
 - Remove constructs that make vectorization impossible/impractical
 - Encourage and (or) force vectorization when compiler doesn't, but should
 - Better memory access patterns

Writing Vector Loops

Basic requirements of vectorizable loops:

- Countable at runtime
 - Number of loop iterations is known before loop executes
 - No conditional termination (break statements)
- Have single control flow
 - No Switch statements
 - 'if' statements are allowable when they can be implemented as masked assignments

Summer School on PARALLEL COMPUTING

- Must be the innermost loop if nested
 - Compiler may reverse loop order as an optimization!
- No function calls
 - Basic math is allowed: pow(), sqrt(), sin(), etc
 - Some inline functions allowed

Not Inner Loop: only the inner loop of a nested loop may be vectorized, unless some previous optimization has produced a reduced nest level. On some occasions the compiler can vectorize an outer loop, but obviously this message will not then be generated.

Summer School on PARALLEI

COMPLITING

- Low trip count: The loop does not have sufficient iterations for vectorization to be worthwhile.
- Vectorization possible but seems inefficient:the compiler has concluded that vectorizing the loop would not improve performance. You can override this by placing #pragma vector always (C C++) or !dir\$ vector always (Fortran) before the loop in question
- Contains unvectorizable statement: certain statements, such as those involving switch and printf, cannot be vectorized

 Subscript too complex: an array subscript may be too complicated for the compiler to handle. You should always try to use simplified subscript expressions

School on

COMPLITIN

- Condition may protect exception: when the compiler tries to vectorize a loop containing an if statement, it typically evaluates the RHS expressions for all values of the loop index, but only makes the final assignment in those cases where the conditional evaluates to TRUE. In some cases, the compiler may not vectorize because the condition may be protecting against accessing an illegal memory address. You can use the **#pragma ivdep** to reassure the compiler that the conditional is not protecting against a memory exception in such cases.
- Unsupported loop Structure: loops that do not fulfill the requirements of countability, single entry and exit, and so on, may generate these messages

https://software.intel.com/en-us/articles/

vectorization-diagnostics-for-intelr-c-compiler-150-and-above

 Operator unsuited for vectorization: Certain operators, such as the % (modulus) operator, cannot be vectorized

Summer School on PARALLE

- Non-unit stride used: non-contiguous memory access.
- Existence of vector dependence: vectorization entails changes in the order of operations within a loop, since each SIMD instruction operates on several data elements at once. Vectorization is only possible if this change of order does not change the results of the calculation



Summer School on PARALLEL COMPUTING

Vectorized loops? (intel compiler)

► Vectorization is enabled by the flag -vec and by default at -O2.

-vec-report[N] (deprecated)
-qopt-report[=N] -qopt-report-phase=vec

N	Diagnostic Messages
0	No diagnostic messages; same as not using switch
	and thus default
1	Tells the vectorizer to report on vectorized loops.
2	Tells the vectorizer to report on vectorized
	and non-vectorized loops.
3	Tells the vectorizer to report on vectorized
	and non-vectorized loops and any proven
	or assumed data dependencies.
4	Tells the vectorizer to report on non-vectorized loops.
5	Tells the vectorizer to report on non-vectorized loops
	and the reason why they were not vectorized.
6	Tells the vectorizer to use greater detail when reporting
	on vectorized and non-vectorized loops and any proven
	or assumed data dependencies.
7	Tells the vectorizer to emit vector code quality message ids
	and corresponding data values for vectorized loops.
	It provides information such as the expected speedup,
	memory access patterns, and the number of vector idioms
	for vectorized loops.







gnu compiler

 Vectorization is enabled by the flag -ftree-vectorize and by default at -O3.

```
-ftree-vectorizer-verbose=[N] (deprecated)
-fopt-info-vec
```

pgi compiler

Vectorization is enabled by the flag -Mvec and by default at -fast or -fastsse.

-Minfo-vec	
CINECA	

Vectorization Report (intel compiler):exampression

Summer School on PARALLEL

ifort -03 -qopt-report=5

```
LOOP BEGIN at matmat. F90 (51,1)
     remark #25427: Loop Statements Reordered
     remark #15389: vectorization support: reference C has unaligned access
     remark #15389: vectorization support: reference B has unaligned access
[ matmat.F90(50,1) ]
     remark #15389: vectorization support: reference A has unaligned access
[ matmat.F90(49.1) ]
     remark #15381: vectorization support: unaligned access used inside loop body
[ matmat.F90(49,1) ]
     remark #15301: PERMUTED LOOP WAS VECTORIZED
     remark #15451: unmasked unaligned unit stride stores: 3
     remark #15475: --- begin vector loop cost summary ---
     remark #15476: scalar loop cost: 229
     remark #15477: vector loop cost: 43.750
     remark #15478: estimated potential speedup: 5.210
     remark #15479: lightweight vector operations: 24
     remark #15480: medium-overhead vector operations: 2
     remark #15481: heavy-overhead vector operations: 1
     remark #15482: vectorized math library calls: 2
     remark #15487: type converts: 2
     remark #15488: --- end vector loop cost summary ---
     remark #25015: Estimate of max trip count of loop=28
  LOOP END
```

CINECA

Programmers need to provide the necessary information

Summer School on PARALLEL

- Programmers need to transform the code
- Add compiler directives
- Transform the code
- Program using vector intrinsics



Address of the Address

CINECA



- Added an outer loop that runs (serially)
 - to increase the running time of the loop

```
time1 = time();
for (j=0; j<200000; j++) {
for (i=0; i<32000; i++)
c[i] = a[i] + b[i];
}
time2 = time();
```

CINECA



- Added an outer loop that runs (serially)
 - to increase the running time of the loop
- Call a dummy () function that is compiled separately
 - ► to avoid loop interchange or dead code elimination

```
time1 = time();
for (j=0; j<200000; j++) {
  for (i=0; i<32000; i++)
  c[i] = a[i] + b[i];
  dummy()
  }
time2 = time();
```





- Added an outer loop that runs (serially)
 - to increase the running time of the loop
- ► Call a dummy () function that is compiled separately
 - to avoid loop interchange or dead code elimination
- Access the elements of one output array and print the result
 - to avoid dead code elimination

```
time1 = time();
for (j=0; j<200000; j++) {
for (i=0; i<32000; i++)
c[i] = a[i] + b[i];
dummy()
}
time2 = time();
for (j=0; j<32000; j++)
ret+= a[i];
printf (" Time %f , result %f ", (time2-time1), ret) ;
```

Compiler directives

Summer School on PARALLEL COMPUTING

CINECA

Compiler directives

Summer School on PARALLEL

COMPUTING

CINECA

Compiler directives



S1111

intel 16.0.3 gnu 4.9.2 scalar: 2.41 scalar: 2.41 vector: 1.36 vector: 1.41 s.up: 1.77 s.up: 1.71 pgi 16.3 scalar: 2.41 vector: 1.33 s.up: 1.81 MIC 16.0.3 scalar: 47.97 vector: 30.51 s.up: 1.57



Loop Transformations





```
for (int i = 0; i < LEN2; i++) {
  float sum = (float)0.0;
  for (int j = 0; j < LEN2; j++) {
    sum += aa[j][i];
  }
  e[i] = sum;
}</pre>
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 2.50	scalar: 2.61	scalar: 2.94	scalar: 43.62
vector: 2.74	vector: 0.66	vector: 2.15	vector: 129.34
s.up: 0.91	s.up: 3.95	s.up: 1.37	s.up: 0.33



Loop Transformations





```
for (int i = 0; i < LEN2; i++) {
   sum[i] = (float)0.0;
   for (int j = 0; j < LEN2; j++) {
      sum[i] += aa[j][i];
   }
   e[i] = sum[i];
}</pre>
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 2.65	scalar: 2.61	scalar: 3.07	scalar: 43.72
vector: 2.76	vector: 0.65	vector: 0.27	vector: 129.88
s.up: 0.96	s.up: 4.01	s.up: 11.37	s.up: 0.33



Loop Transformations





```
for (int i = 0; i < LEN2; i++)
e[i] = (float)0.0;
for (int j = 0; j < LEN2; j++){
  for (int i = 0; i < LEN2; i++){
    e[i] += aa[j][i];
  }
}</pre>
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 1.01	scalar: 1.00	scalar: 0.98	scalar: 21.93
vector: 0.29	vector: 0.37	vector: 0.27	vector: 2.66
s.up: 3.48	s.up: 2.70	s.up: 3.63	s.up: 8.24



Intrinsics (SSE)



11

```
#include <xmmintrin.h>
#define n 1024
__attribute__((aligned(16))) float a[n], b[n], c[n];
int main() {
__m128 rA, rB, rC;
for (i = 0; i < n; i+=4) {
rA = _mm_load_ps(&a[i]);
rB = _mm_load_ps(&b[i]);
rC= _mm_mul_ps(rA, rB);
__mm_store_ps(&c[i], rC);
}}
cNECA</pre>
```

Summer School on PARALLEL COMPUTING

Outline



Topics

Introduction

Data Dependencies

Overcoming limitations to SIMD-Vectorization

Vectorization



Data Dependencies



It is used to build a calculus of program transformations that can be applied manually by the programmer or automatically by a compiler

Summer School on PARALLEL




Definition of Dependencies

- Statement S is said to be data dependent on statement T if
 - T executes before S in the original sequential/scalar program
 - S and T access the same data item
 - At least one of the accesses is a write



Read after write: When a variable is written in one iteration and read in a subsequent iteration, also known as a flow dependency:

Summer School on PARALLEI

COMPUTING

```
A[0]=0;
for (j=1; j<MAX; j++)
A[j]=A[j-1]+1;
// this is equivalent to:
A[1]=A[0]+1; A[2]=A[1]+1; A[3]=A[2]+1; A[4]=A[3]+1;
```

The above loop cannot be vectorized safely because if the first two iterations are executed simultaneously by a SIMD instruction, the value of A[1] may be used by the second iteration before it has been calculated by the first iteration which could lead to incorrect results.

Write-after-read: When a variable is read in one iteration and written in a subsequent iteration, sometimes also known as an anti-dependency

Summer School on PARALLEI

COMPUTING

```
for (j=1; j<MAX; j++)
A[j-1]=A[j]+1;
// this is equivalent to:
A[0]=A[1]+1; A[1]=A[2]+1; A[2]=A[3]+1; A[3]=A[4]+1;</pre>
```

This is not safe for general parallel execution, since the iteration with the write may execute before the iteration with the read. However, for vectorization, no iteration with a higher value of j can complete before an iteration with a lower value of j, and so vectorization is safe (i.e., gives the same result as non-vectorized code) in this case.



Summer School on PARALLE

COMPUTING

Write-after-write: Otherwise known as 'output' dependencies, where the same variable is written to in more than one iteration, are in general unsafe for parallel execution, including vectorization.



- Dependencies indicate an execution order that must be honored.
- Executing statements in the order of the dependencies guarantee correct results.
- Statements not dependent on each other can be reordered, executed in parallel, or coalesced into a vector operation.

Summer School on PARALLEI





Data Dependencies and vectorization

- A statement inside a loop which is not in a cycle of the dependence graph can be vectorized
- When cycles are present, vectorization can be achieved by:
 - Separating (distributing) the statements not in a cycle
 - Removing dependencies
 - Freezing loops
 - Changing the algorithm

Distributing



```
for (i=1; i<n; i++) {
  b[i] = b[i] + c[i];
  a[i] = a[i-1]*a[i-2]+b[i];
  c[i] = a[i] + 1;
}</pre>
```

```
b[1:n-1] = b[1:n-1] + c[1:n-1];
for (i=1; i<n; i++) {
    a[i] = a[i-1]*a[i-2]+b[i];
    }
    c[1:n-1] = a[1:n-1] + 1;</pre>
```

CINECA



Removing dependencies

for (i=0; i<n; i++) {
 a = b[i] + 1;
 c[i] = a + 2;</pre>

for (i=0; i<n; i++){
a'[i] = b[i] + 1;
c[i] = a'[i] + 2;
}
a=a'[n-1]</pre>

a'[0:n-1] = b[0:n-1] + 1; c[0:n-1] = a'[0:n-1] + 2; a=a'[n-1]



Freezing Loops



```
for (i=1; i<n; i++) {
  for (j=1; j<n; j++) {
    a[i][j]=a[i][j]+a[i-1][j];
  }
}</pre>
```

```
for (i=1; i<n; i++) {
    a[i][1:n-1]=a[i][1:n-1]+a[i-1][1:n-1];
}</pre>
```



Changing the algorithm

When there is a recurrence, it is necessary to change the algorithm in order to vectorize.

Summer School on PARALLEL

- Compiler use pattern matching to identify the recurrence and then replace it with a parallel version.
- Examples or recurrences include:
 - Reductions (S+=A[i])
 - Linear recurrences (A[i]=B[i]*A[i-1]+C[i])
 - Boolean recurrences (if (A[i]>max) max = A[i])

Changing the algorithm



a[0]=b[0]; for (i=1; i<n; i++) a[i]=a[i-1]+b[i];

```
a[0:n-1]=b[0:n-1];
for (i=0;i<k;i++) /* n = 2 k */
a[2**i:n-1]=a[2**i:n-1]+b[0:n-2**i];
```



Changing the algorithm

Different algorithm for the same problem could be vectorazable or not

Summer School on PARALLEL

COMPUTING

Gauss-Seidel: data dependencies, can not be vectorized

```
for( i = 1; i < n-1; ++i )
for( j = 1; j < m-1; ++j )
a[i][j] = w0 * a[i][j] +
w1*(a[i-1][j] + a[i+1][j] + a[i][j-1] + a[i][j+1]);</pre>
```

Jacobi: no data dependence, can be vectorized

```
for( i = 1; i < n-1; ++i )
for( j = 1; j < m-1; ++j )
b[i][j] = w0*a[i][j] +
w1*(a[i-1][j] + a[i][j-1] + a[i+1][j] + a[i][j+1]);
for( i = 1; i < n-1; ++i )
for( j = 1; j < m-1; ++j )
a[i][j] = b[i][j];</pre>
```

CINECA

Stripmining



Stripmining is a simple transformation

```
for (i=1; i<n; i++) {
   ...
}</pre>
```

```
/* n is a multiple of q */
for (k=1; k<n; k+=q) {
  for (i=k; i<k+q-1; i++) {
    ...
  }
}</pre>
```

It is typically used to improve locality.



Stripmining



for (i=1; i<n; i++) {
 a[i] = b[i] + 1;
 c[i] = a[i] + 2;
}</pre>

Striminine

```
for (k=1; k<n; k+=q) {
    /* q could be size of vector register */
    for (i=k; i < k+q; i++) {
    a[i] = b[i] + 1;
    c[i] = a[i-1] + 2;
    }
}</pre>
```

Vectorize

```
for (i=1; i<n; i+=q) {
    a[i:i+q-1] = b[i:i+q-1] + 1;
    c[i:i+q-1] = a[i:i+q] + 2;</pre>
```



Outline



Topics

Introduction

Data Dependencies

Overcoming limitations to SIMD-Vectorization

Data Dependencies Data Alignment Aliasing Non-unit strides Conditional Statements

Vectorization



Loop Vectorization

► Loop Vectorization is not always a legal and profitable transformation.

Summer School on PARALLEL

- Compiler needs:
 - The compiler figures out dependencies by
 - Compute the dependencies
 - Solving a system of (integer) equations (with constraints)
 - Demonstrating that there is no solution to the system of equations
 - Remove cycles in the dependence graph
 - Determine data alignment
 - Vectorization is profitable

Outline



Topics

Introduction

Data Dependencies

Overcoming limitations to SIMD-Vectorization Data Dependencies

Data Alignment Aliasing Non-unit strides Conditional Statement

Vectorization



Dependence Graphs

- Acyclic Dependence Graphs (ADG):
 - All dependencies are forward:
 - Vectorized by the compiler
 - Some backward dependencies:
 - Sometimes vectorized by the compiler

Summer School on PARALLEL

- Cycles in the Dependence Graph (CDG)
 - Self-antidependence:
 - Vectorized by the compiler
 - Recurrence:
 - Usually vectorized by the compiler
 - Other examples



ADG: Forward Dependencies



```
for (i=0; i<LEN; i++) {
  a[i]= b[i] + c[i]
  d[i] = a[i] + (float) 1.0;
}</pre>
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 6.61	scalar: 6.59	scalar: 6.61	scalar: 106.33
vector: 3.52	vector: 4.90	vector: 4.56	vector: 14.77
s.up: 1.88	s.up: 1.34	s.up: 1.45	s.up: 7.20

CINECA



ADG: Backward Dependencies reordering

S214

 S214_1

Summer School on

<pre>for (int i=1; i<len; a[i]="d[i-1]+(float)" d[i]="b[i]+(float)" i++)="" pre="" sqrt(c[i]);="" sqrt(e[i]);="" {="" }<=""></len;></pre>		<pre>for (int i=1;i<len;i++) a[i]="d[i-1]+(float)" d[i]="b[i]+(float)" pre="" sqrt(c[i]);="" sqrt(e[i]);="" {="" }<=""></len;i++)></pre>	
		S214	
intel 16.0.3 gnu 4.9.2 scalar: 1.42 scalar: 2.61 vector: 0.51 vector: s.up: 2.78 s.up:		pgi 16.3 scalar: 2.83 vector: s.up:	MIC 16.0.3 scalar: 16.80 vector: 1.40 s.up: 12.0
S214_1			
intel 16.0.3 scalar: 1.43 vector: 0.51 s.up: 2.80	gnu 4.9.2 scalar: 2.61 vector: s.up:	pgi 16.3 scalar: 2.83 vector: s.up:	MIC 16.0.3 scalar: 16.82 vector: 1.40 s.up: 12.0



CINECA

ADG: II				Summer School on PARALLEL COMPUTING
		S116		
<pre>for (int i=1;i<i +="" a[i]="b[i]" c[="" d[i]="a[i]" e[="" e[i]="d[i]" pre="" }<=""></i></pre>	EN;i++){ i]; i-1]; i];			
intel 16.0.3 scalar: 12.05 vector: s.up:	gnu 4.9.2 scalar: 12.05 vector: s.up:	pgi 16.3 scalar: 13.57 vector: s.up:	MIC 16.0.3 scalar: 197.88 vector: s.up:	

CINECA

ADG: III 1





for (int i=0;i<LEN-1;i++) { a[i]=a[i+1]+b[i]; }</pre>

intel 16.0.3	gn
scalar: 3.05	SC
vector: 1.26	ve
s.up: 2.42	S.l

gnu 4.9.2 scalar: 2.87 vector: 1.43 s.up: 2.01

pgi 16.3 scalar: 2.92 vector: 1.29 s.up: 2.26 MIC 16.0.3 scalar: 62.72 vector: 5.72 s.up: 10.98

ADG: III 2





for	(int	i=1;i <len;i++) th="" {<=""></len;i++)>
a[i]	=a[i-	-1]+b[i];
}		

intel 16.0.3
scalar: 6.02
vector:
s.up:

gnu 4.9.2 scalar: 6.03 vector: ... s.up: ... pgi 16.3 scalar: 6.77 vector: ... s.up: ... MIC 16.0.3 scalar: 57.60 vector: ... s.up: ...



ADG: IV





for (int i=4;i<LEN;i++) { a[i]=a[i-4]+b[i]; }</pre>

intel 16.0.3
scalar: 3.21
vector: 2.25
s.up: 1.41

gnu 4.9.2 scalar: 4.54 vector: 1.54 s.up: 2.95 pgi 16.3 scalar: 2.74 vector: ... s.up: ...

MIC 16.0.3 scalar: 68.04 vector: 28.34 s.up: 2.91



ADG: V





```
for (int i = 0; i < LEN-1; i++) {
for (int j = 0; j < LEN; j++)
a[i+1][j] = a[i][j] + 1;
}</pre>
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 5.09	scalar: 7.82	scalar: 4.66	scalar: 81.62
vector: 2.13	vector: 2.24	vector: 2.24	vector: 18.65
s.up: 2.39	s.up: 3.49	s.up: 2.08	s.up: 4.38

CINECA

ADG: VI 1





for (int i=0;i<LEN;i++) {
a[r[i]]=a[r[i]]*(float)2.0;
}</pre>

intel 16.0.3 scalar: 2.77 vector: ... s.up: ...

gnu 4.9.2 scalar: 3.10 vector: ... s.up: ... pgi 16.3 scalar: 2.65 vector: ... s.up: ... MIC 16.0.3 scalar: 56.38 vector: ... s.up: ...

ADG: VI 2





<pre>for (int i=0;i<len;i++) pre="" {<=""></len;i++)></pre>
r[i] = i;
<pre>a[r[i]]=a[r[i]]*(float)2.0;</pre>
}

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 3.36	scalar: 3.49	scalar: 3.28	scalar: 58.77
vector:	vector: 1.16	vector:	vector:
s.up:	s.up: 3.01	s.up:	s.up:



Loop Transformations

Summer School on PARALLEL

COMPUTING

- Compiler Directives
- Loop Distribution or loop fission
- Node Splitting
- Scalar expansion
- Loop Peeling
- Loop Fusion

.....

- Loop Unrolling
- Loop Interchanging

Compiler Directives I

When the compiler does not vectorize automatically due to dependencies the programmer can inform the compiler that it is safe to vectorize

Summer School on PARALLEI

- #pragma ivdep:this tells the compiler to ignore vector dependencies in the loop that immediately follows the directive/pragma. However, this is just a recommendataion, and the compiler will not vectorize the loop if there is a clear dependency.
- Use #pragma ivdep only when you know that the assumed loop dependencies are safe to ignore.



School on PARALLEL COMPUTING **Compiler Directives I** S124 1 S124 if (k>=0) for (int i=0;i<LEN-k;i++)</pre> for (int i=0;i<LEN-k;i++)</pre> a[i]=a[i+k]+b[i]; a[i]=a[i+k]+b[i]; if (k<0) for (int i=0);i<LEN-k;i++)</pre> a[i]=a[i+k]+b[i]; S124 intel 16.0.3 gnu 4.9.2 pgi 16.3 MIC 16.0.3 scalar: 3.04 scalar: 3.75 scalar: 2.75 scalar: 85.73 vector: ... vector: ... vector: ... vector: ... s.up: ... s.up: ... s.up: ... s.up: ... S124 1 MIC 16.0.3 intel 16.0.3 gnu 4.9.2 pgi 16.3 scalar: 3.03 scalar: 4.06 scalar: 2.74 scalar: 85.73 vector: 3.74 vector: ... vector: ... vector: ... **** s.up: 1.08 s.up: ... s.up: ... s.up: ...

Summer

Compiler Directives I





if (k>=0)
#pragma ivdep
<pre>for (int i=0;i<len-k;i++)< pre=""></len-k;i++)<></pre>
a[i]=a[i+k]+b[i];
if (k<0)
<pre>for (int i=0);i<len-k;i++)< pre=""></len-k;i++)<></pre>
a[i]=a[i+k]+b[i];

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 2.80	scalar: 3.74	scalar: 2.75	scalar: 84.81
vector: 1.41	vector:	vector: 1.29	vector: 7.39
s.up: 1.98	s.up:	s.up: 2.13	s.up: 11.48

Compiler Directives II

#pragma vector: This overrides default heuristics for vectorization of the loop. You can provide a clause for a specific task. For example, it will try to vectorize the immediately-following loop that the compiler normally would not vectorize because of a performance efficiency reason. As another example.

Summer School on PARALLEI

- #pragma novector: This tells the compiler to disable vectorizaton for the loop that follows
- You can use #pragma vector always to override any efficiency heuristics during the decision to vectorize or not, and to vectorize non-unit strides or unaligned memory accesses. The loop will be vectorized only if it is safe to do so. The outer loop of a nest of loops will not be vectorized, even if #pragma vector always is placed before it



Compiler Directives III

#pragma simd: This is used to enforce vectorization for a loop that the compiler doesn't auto-vectorize even with the use of vectorization hints such as #pragma vector always or #pragma ivdep. Because of this nature of enforcement, it is called user-mandated vectorization. A clause can be accompanied to give a more specific direction (see documentation).

Summer School on PARALLEI



Summer School on PARALLEL COMPUTING

#pragma ivdep versus #pragma sind

- #pragma ivdep
 - Implicit vectorization
 - Notifies the compiler about the absence of pointer aliasing
 - Based on practicability and costs, the compiler decides about vectorization
- #pragma simd
 - Explicit
 - Enforces vectorization rergardless of the costs
 - If no parameter is provided, the vector length of the SIMD unit is assumed


Loop Distribution





```
for (int i = 0; i < LEN; i++) {
    a[i] = (float)sqrt(b[i]) + (float)sqrt(c[i]);
    s216_dummy(a,b,c);
    }
}</pre>
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 1.41	scalar: 1.70	scalar: 2.82	scalar: 18.70
vector:	vector:	vector:	vector:
s.up:	s.up:	s.up:	s.up:

Loop Distribution



S216_1

```
for (int i = 0; i < LEN; i++) {
    a[i] = (float)sqrt(b[i]) + (float)sqrt(c[i]);
    }
    for (int i = 0; i < LEN; i++) {
        s216_dummy(a,b,c);
    }
</pre>
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 1.93	scalar: 2.40	scalar: 3.34	scalar: 17.35
vector: 0.74	vector:	vector:	vector: 3.76
s.up: 2.61	s.up:	s.up:	s.up: 4.61



Summer School on PARALLEL Scalar Expansion COMPUTING S139_1 S139 for (int i=0;i<n;i++) {</pre> for (int i=0;i<n;i++) {</pre> t = a[i];t[i] = a[i];a[i] = b[i];a[i] = b[i];b[i] = t;b[i] = t[i];S139 intel 16.0.3 gnu 4.9.2 pgi 16.3 MIC 16.0.3 scalar: 0.44 scalar: 0.44 scalar: 0.46 scalar: 6.55 vector: 0.18 vector: 0.19 vector: 0.19 vector: 0.57 s.up: 2.44 s.up: 2.31 s.up: 2.42 s.up: 11.49 S139 1 intel 16.0.3 gnu 4.9.2 pgi 16.3 MIC 16.0.3 scalar: 0.44 scalar: 0.44 scalar: 0.66 scalar: 11.66 vector: 1.24 vector: 0.18 vector: 0.19 vector: 0.39 **** s.up: 2.44 s.up: 2.31 s.up: 1.69 s.up: 9.40 CINECA

Loop Peeling



- Remove the first/s or the last/s iteration of the loop into separate code outside the loop
- It is always legal, provided that no additional iterations are introduced.
- This transformation is useful to enforce a particular initial memory alignment on array references prior to loop vectorization



							Summer School on
Lo	op Peeling					c	OMPUTING
	S12	7		S127_	1		
	for (int i=0;i <l a[i] = a[i] - }</l 	EN;i++){ + a[0];	a [fc a [}	[0]= a[0] + a[0]; or (int i=1;i <len [i] = a[i] + a[0]</len 	J;i++){		
			C	S127			
	intel 16.0.3 scalar: 3.01 vector: s.up:	gnu 4.9.2 scalar: 2.58 vector: s.up:		pgi 16.3 scalar: 2.29 vector: s.up:	MIC 16.0. scalar: 62 vector: s.up:	.3 2.11	
			S	127_1			
	intel 16.0.3 scalar: 2.53 vector: 1.00 s.up: 2.53	gnu 4.9.2 scalar: 3.19 vector: s.up:		pgi 16.3 scalar: 2.31 vector: s.up:	MIC 16.0. scalar: 47 vector: 4.3 s.up: 10.8	.3 7.08 33 37	
						_	

Loop Interchanging

S228



Summer School on PARALLEL

COMPUTING

	<pre>for (j=1; j<len; (i="j;" a[i][j]="A[i-1][j]+(float)1.0;" for="" i++)="" i<len;="" j++)="" pre="" {="" }}<=""></len;></pre>		<pre>for (i=j; i<len; (j="1;" a[i][j]="A[i-1][j]+(float)1.0;" for="" i++)="" j++)="" j<len;="" pre="" {="" }}<=""></len;></pre>		
			S228		
	intel 16.0.3 scalar: 2.03 vector: s.up:	gnu 4.9.2 scalar: 2.05 vector: s.up:	pgi 16.3 scalar: 2.17 vector: s.up:	MIC 16.0.3 scalar: 14.74 vector: 31.05 s.up: 0.47	
		S	228_1		
PP LL	intel 16.0.3 scalar: 0.23 vector: 0.16 s.up: 1.77	gnu 4.9.2 scalar: 0.48 vector: 0.14 s.up: 3.43	pgi 16.3 scalar: 0.25 vector: 0.13 s.up: 1.92	MIC 16.0.3 scalar: 2.84 vector: 1.09 s.up: 2.60	

Reductions





<pre>sum =0; for (int i=0;i<len;++i) {<br="">sum+= a[i]; }</len;++i)></pre>				
intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3	
scalar: 3.01	scalar: 6.01	scalar: 6.01	scalar: 31.39	
vector: 0.55	vector: 1.50	vector: 0.76	vector: 2.20	
s.up: 5.47	s.up: 4.00	s.up: 7.91	s.up: 14.27	

Reductions





<pre>x = a[0]; index = 0; for (int i=0;i<] if (a[i] > x) { x = a[i]; index = i; }}</pre>	LEN;++i){			
intel 16.0.3 scalar: 6.02	gnu 4.9.2 scalar: 4.02	pgi 16.3 scalar: 4.02	MIC 16.0.3 scalar: 60.14	
vector: 2.01 s.up: 2.99	vector: s.up:	s.up:	vector: 4.98 s.up: 12.08	



Induction variables

 Induction variable is a variable that can be expressed as a function of the loop iteration variable

```
float s = (float)0.0;
for (int i=0;i<LEN;i++){
s += (float)2.;
a[i] = s * b[i];
}
```









Induction variables





for (int i=0;i<LEN;i++) {
 a[i] = (float)2.*(i+1)*b[i];
}</pre>

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 4.73	scalar: 5.35	scalar: 4.09	scalar: 94.21
vector: 1.24	vector: 1.49	vector: 1.23	vector: 6.57
s.up: 3.81	s.up: 3.59	s.up: 3.32	s.up: 14.34



Induction variables

Summer School on PARALLEL COMPUTING

	S134		S134_	1
<pre>for (int i=0;i<len;i++) *a="*b" *c;="" +="" a++;="" b++;="" c++;="" pre="" {="" }<=""></len;i++)></pre>		EN;i++) {	for (int i=0;i <le a[i] = b[i] + c[i }</le 	EN;i++){ i];
	intel 16.0.3 scalar: 3.27 vector: 2.11 s.up: 1.55	gnu 4.9.2 scalar: 3.23 vector: 2.13 s.up: 1.52	pgi 16.3 scalar: 3.12 vector: 2.15 s.up: 1.45	MIC 16.0.3 scalar: 66.23 vector: 19.00 s.up: 3.48



Outline



Topics

Introduction

Data Dependencies

Overcoming limitations to SIMD-Vectorization

Data Dependencies

Data Alignment

Aliasing Non-unit strides Conditional Statements

Vectorization



Data Alignment

 Vector loads/stores load/store 128 consecutive bits to a vector register.

Summer School on PARALLEL

COMPUTING

- Data addresses need to be 16-byte (128 bits) aligned to be loaded/stored
- To know if a pointer is 16-byte aligned, the last digit of the pointer address in hex must be 0.
- ► Note that if &b[0] is 16-byte aligned, and is a single precision array, then &b[4] is also 16-byte aligned



Output: 0x7fffle9d8580, 0x7fffle9d8590

Data Alignment

- In many cases, the compiler cannot statically know the alignment of the address in a pointer
- The compiler assumes that the base address of the pointer is 16-byte aligned and adds a run-time checks for it
 - if the runtime check is false, then it uses another code (which may be scalar)

Summer School on PARALLEL

COMPUTING



Data Alignment

Manual 16-byte alignment can be achieved by forcing the base address to be a multiple of 16.

Summer School on PARALLEL

COMPUTING

```
__attribute__ ((aligned(16))) float b[N];
float* a = (float*) memalign(16,N*sizeof(float));
```

When the pointer is passed to a function, the compiler should be aware of where the 16-byte aligned address of the array starts.

```
void func1(float *a, float *b,
float *c) {
   __assume_aligned(a, 16);
   __assume_aligned(b, 16);
   __assume_aligned(c, 16);
   for int (i=0; i<LEN; i++) {
   a[i] = b[i] + c[i];
   }
}
```



Summer School on PARALLEL COMPUTING

Alignment in a struct

```
#include <stdio.h>
struct st{
char A;
int B[64] ;
float C;
int D[64] ;
};
int main() {
struct st s1;
printf("%p, %p, %p\n", &s1.A, s1.B, &s1.C, s1.D);
}
```

Output: 0x7fff4bbeeb80, 0x7fff4bbeeb84, 0x7fff4bbeec84, 0x7fff4bbeec88

Alignment in a struct

```
Summer
School on
PARALLEL
COMPUTING
```

```
#include <stdio.h>
struct st{
char A;
int B[64] __attribute__ ((aligned(16)));
float C;
int D[64] __attribute__ ((aligned(16)));
};
int main(){
struct st s1;
printf("%p, %p, %p, %p\n", &s1.A, s1.B, &s1.C, s1.D);
}
```

Output:

0x7fffa3644fb0, 0x7fffa3644fc0, 0x7fffa36450c0, 0x7fffa36450d0



Consistency of SIMD results

The alignment can effect reproducibility: because the order of the calculations can change

- Try to align to the SIMD register size
 - MMX: 8 Bytes;
 - SSE2: 16 bytes,
 - AVX: 32 bytes
 - MIC: 64 bytes
- Try to align blocks of data to cacheline size ie 64 bytes

Outline



Topics

Introduction

Data Dependencies

Overcoming limitations to SIMD-Vectorization

Data Dependencies Data Alignment Aliasing

Non-unit strides Conditional Statements

Vectorization



Aliasing

- Writing "clean" code is a good starting point to have the code vectorized
 - Prefer array indexing instead of explicit pointer arithmetic
 - Use restrict keyword to tell the compiler that there is no array aliasing

Summer School on PARALLEI

COMPUTING

The use of the restrict keyword in pointer declarations informs the compiler that it can assume that during the lifetime of the pointer only this single pointer has access to the data addressed by it that is, no other pointers or arrays will use the same data space. Normally, it is adequate to just restrict pointers associated with the left-hand side of any assignment statement. Without the restrict keyword, the code will not vectorize.

```
void f(int n, float *x, float *y, float *restrict z, float *d1, float *d2)
{
for (int i = 0; i < n; i++)
z[i] = x[i] + y[i]-(dl[i]*d2[i]);
}</pre>
```

CINECA

Outline



Topics

Introduction

Data Dependencies

Overcoming limitations to SIMD-Vectorization

Data Dependencies Data Alignment Aliasing Non-unit strides

Vectorization



Non-unit Stride I





typedef struct{int x, y, z}
point;
point pt[LEN];
for (int i=0; i<LEN; i++) {
pty[i] *= scale;
}</pre>

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 3.84	scalar: 3.89	scalar: 3.19	scalar: 38.69
vector: 3.66	vector:	vector:	vector: 41.06
s.up: 1.04	s.up:	s.up:	s.up: 0.94



Non-unit Stride I





```
int ptx[LEN], int pty[LEN],
int ptz[LEN];
for (int i=0; i<LEN; i++) {
pty[i] *= scale;
}
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 2.41	scalar: 2.51	scalar: 2.51	scalar: 36.62
vector: 0.82	vector: 0.82	vector: 2.24	vector: 2.98
s.up: 2.94	s.up: 3.06	s.up: 1.12	s.up: 12.29

Non-unit Stride II



S136

```
for (int i = 0; i < LEN2; i++) {
  float sum = (float)0.0;
  for (int j = 0; j < LEN2; j++) {
    sum += aa[j][i];
  }
  e[i] = sum;
}</pre>
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 2.50	scalar: 2.61	scalar: 2.94	scalar: 42.62
vector: 2.74	vector: 0.66	vector: 2.15	vector: 129.34
s.up: 0.91	s.up: 3.95	s.up: 1.37	s.up: 0.33



Non-unit Stride II





```
for (int i = 0; i < LEN2; i++) {
   sum[i] = (float)0.0;
   for (int j = 0; j < LEN2; j++) {
      sum[i] += aa[j][i];
   }
   e[i] = sum[i];
}</pre>
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 2.05	scalar: 2.61	scalar: 3.07	scalar: 43.72
vector: 2.76	vector: 0.65	vector: 0.27	vector: 129.88
s.up: 0.96	s.up: 4.01	s.up: 11.37	s.up: 0.34



Non-unit Stride II





```
for (int i = 0; i < LEN2; i++)
e[i] = (float)0.0;
for (int j = 0; j < LEN2; j++){
  for (int i = 0; i < LEN2; i++){
    e[i] += aa[j][i];
  }
}</pre>
```

intel 16.0.3	gnu 4.9.2	pgi 16.3	MIC 16.0.3
scalar: 1.01	scalar: 1.00	scalar: 0.98	scalar: 21.93
vector: 0.29	vector: 0.37	vector: 0.27	vector: 2.66
s.up: 3.48	s.up: 2.70	s.up: 3.63	s.up: 8.24



Outline



Topics

Introduction

Data Dependencies

Overcoming limitations to SIMD-Vectorization

Data Dependencies Data Alignment Aliasing Non-unit strides Conditional Statements

Vectorization





Conditional Statements

S137

S137_1



Intrinsic



- Intrinsics are vendor/architecture specific
- Intrinsics are useful when
 - the compiler fails to vectorize
 - when the programmer thinks it is possible to generate better code than the one produced by the compiler



Splitting with intrinsic





```
#include <xmmintrin.h>
#define n 1000
int main() {
m128 rA1, rA2, rB, rC, rD;
m128 r5= mm set1 ps((float)0.5)
for (i = 0; i < LEN-4; i+=4) {
rA2= mm loadu ps(&a[i+1]);
rB= mm load ps(&b[i]);
rC= _mm_load_ps(&c[i]);
rA1= mm add ps(rB, rC);
rD= _mm_mul_ps(_mm_add_ps(rA1,rA2),r5);
mm store ps(&a[i], rA1);
mm store ps(&d[i], rD); }}
                   gnu 4.9.2
                                    pgi 16.3
                                                      MIC 16.0.3
```

intrinsic: 3.67

s.up: 1.66

intrinsic: 66.34

s.up: 0.69

intrinsic: 4.23

s.up: 1.60

intel 16.0.3 intrinsic: 4.33 s.up : 1.08

Vectorization: array notation

 Using array notation is a good way to guarantee the compiler that the iterations are independent

Summer School on PARALLEI

COMPUTING

- In Fortran this is consistent with the language array syntax a(1:N) = b(1:N) + c(1:N)
- In C the array notation is provided by Intel Cilk Plus a[1:N] = b[1:N] + c[1:N]
- Beware:
 - The first value represents the lower bound for both languages
 - But the second value is the upper bound in Fortran whereas it is the length in C
 - An optional third value is the stride both in Fortran and in C
 - Multidimensional arrays supported, too

Outline



Topics

Introduction

Data Dependencies

Overcoming limitations to SIMD-Vectorization

Vectorization



How to Succeed in Vectorization?

- Most frequent reason of failing vectorization is Dependence:
 - Minimize dependencies among iterations by design!
- Alignment: Align your arrays/data structures
- Function calls in loop body: Use aggressive in-lining (IPO)
- Complex control flow/conditional branches:
 - Avoid them in loops by creating multiple versions of loops
- Unsupported loop structure: Use loop invariant expressions
- Not inner loop:
 - Manual loop interchange possible? for example Intel Compilers 12.1 and higher can do

School on

- outer loop vectorization now as well!
- Mixed data types:
 - Avoid type conversions in rare cases Intel Compiler cannot do automatically

Summer School on PARALLEL COMPUTING

How to Succeed in Vectorization?

- Non-unit stride between elements:
 - Possible to change algorithm to allow linear/consecutive access?
- ► Loop body too complex reports: Try splitting up the loops!
- Vectorization seems inefficient reports:
 - Enforce vectorization, benchmark and verify results!

Vectorization:conclusions

Microprocessor vector extensions can contribute to improve program performance and the amount of this contribution is likely to increase in the future as vector lengths grow.

Summer School on PARALLE

COMPUTING

- Compilers are only partially successful at vectorizing
- When the compiler fails, programmers can
 - add compiler directives
 - apply loop transformations
- If after transforming the code, the compiler still fails to vectorize (or the performance of the generated code is poor), the only option is to program the vector extensions directly using intrinsics or assembly language.