HPC Architecture Trends

Carlo Cavazzoni

Moore's Law

Number of transistors per chip double every 18 month

Moore's Law

The true it double every 24 month



Dennard scaling law (downscaling)



 Growth rate in clock frequency and chip area becomes smaller.

as described later.

The power crisis!

Programming crisis!

The silicon lattice



Poly-SiGe 14 nm

Si lattice

50 atoms!

There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach downscaling limit in some year between 2020-30 (H. Iwai, IWJT2008).

Amdahl's law

In a massively parallel context, an upper limit for the scalability of parallel applications is determined by the fraction of the overall execution time spent in non-scalable operations (Amdahl's law).









Change of paradigm



(sub) Exascale architecture

Hybrid, but...

still two model -

Homogeneus, but...

System attributes	2001	2010	"2	015″	"20	18"		
System peak	10 Tera	2 Peta	200 Pet	aflop/sec	1 Exaflop/sec			
Power	~0.8 MW	6 MW	15 MW		20 MW			
System memory	0.006 PB	0.3 PB	5	PB	32-64 PB			
Node performance	0.024 TF	0.125 TF	0.5 TF	7 TF	1 TF	10 TF		
Node memory BW		25 GB/s	0.1 TB/sec	1 TB/sec	0.4 TB/sec	4 TB/sec		
Node concurrency	16	12	O(100)	O(1,000)	O(1,000)	O(10,000)		
System size (nodes)	416	18,700	50,000	5,000	1,000,000	100,000		
Total Node Interconnect BW		1.5 GB/s	150 GB/sec	1 TB/sec	250 GB/sec	2 TB/sec		
MTTI		day	O(1	day)	O(1	day)		

New CINECA Tier-0

A1 - April 2016 - 1512 Lenovo NeXtScale Server con processore Intel E5-2697 v4 Broadwell (2PFs) processore E5-2697 v4 con 18 cores e 2,3GHz.

A2 – Sept. 2016 - 3600 KNL (11PFs peak)

A3 – June 2017 - 2300 Lenovo Stark Server con processore Intel E5-2680 SkyLake (7PFs peak)

Intel OmniPath interconnect

System Layout

• CINECA – Omni-Path Fabric Architecture (with 32:15 blocking)



Energy efficiency

Where power is used:

- 1) CPU/GPU silicon
- 2) Memory
- 3) Network
- 4) Data transfer
- 5) I/O subsystem
- 6) Cooling



Short term impact on programming models

Chip efficiency

- The efficiency of CMOS transistor against the supply voltage peaks close to the insulator/conductor transition
- Possibility to design a new Near Threshold Voltage (NTV) chip architecture that is able to work at different regime.
- Accommodate the needs of different workloads and meet the requirements in term of efficiency.



Memory

Today (at 40nm) moving 3 64bit operands to compute a 64bit floating-point FMA takes 4.7x the energy with respect to the FMA operation itself



Extrapolating down to 10nm integration, the energy required to move date Becomes 100x !

We need locality!



Fewer memory per core

What is an Accelerator.

A set (one or more) of very simple execution units that can perform few operations (with respect to standard CPU) with very high efficiency. When combined with full featured CPU (CISC or RISC) can accelerate the "nominal" speed of a system. (Carlo Cavazzoni)



Architecture toward exascale



K20 nVIDIA GPU



15 SMX Streaming Multiprocessors

SMX

SMX Instruction Cache																			
	War	D Scl	neduler			Wa	ro Sche	duler			War	p Scł	neduler			Wa	rp Sche	duler	_
Di	spate	h	Dispat	ch	D	Dispatch Dispa			tch	Dispatch Dispatch					Dispatch Dispatch				
	+		+		+											÷			
L	Kegister File (05,550 x 52-bit)				_														
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LO/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LDIST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU
							64 KB	Shar	ed Mo	emor	y / L1	Cac	he						
							48 K	(B Re	ad-O	nly D	ata C	ache)						
	Tex		Tex			Tex		Tex	¢		Tex		Tex	5		Tex		Tex	
	Tex		Tex			Tex		Tex	¢	Tex			Tex		Tex			Tex	

192 single precision cuda cores
64 double precision units
32 special function units
32 load and store units
4 warp scheduler (each warp contains 32 parallel Threads)

2 indipendent instruction per warp

Accelerator/GPGPU



CUDA sample

```
void CPUCode( int* input1, int* input2, int* output, int length) {
    for ( int i = 0; i < length; ++i ) {
        output[ i ] = input1[ i ] + input2[ i ];
    }
}
___global_void GPUCode( int* input1, int*input2, int* output, int length) {
    int idx = blockDim.x * blockIdx.x + threadIdx.x;
    if ( idx < length ) {
        output[ idx ] = input1[ idx ] + input2[ idx ];
    }
}</pre>
```

Each thread execute one loop iteration

Xeon PHI Roadmap

 Knight Landing (KNL) successor of Knight Corner (KNC) processor.

 Throughput x86 solution, based on Sylvermont x86 core, Maximize Flop/watt wrt other x86 solution

- Stand-alone processor (~1.5GHz TDP freq)
- 2, 4 Numa sub-clustering

•2xAVX512 FPU/core, 32Flop/Clk, peak perf. >= 3TFlops, 200-215watt

Co-processor version for a later stage

Unveiling Details of Knights Landing

(Next Generation Intel® Xeon Phi[™] Products)

Platform Memory: DDR4 Bandwidth and Capacity Comparable to Intel[®] Xeon[®] Processors

> Intel[®] Silvermont Arch. Enhanced for HPC

Integrated Fabric

Processor Package

Compute: Energy-efficient IA cores²

- Microarchitecture enhanced for HPC³
- 3X Single Thread Performance vs Knights Corner⁴
- Intel Xeon Processor Binary Compatible⁵

On-Package Memory:

- up to 16GB at launch
- **1/3X** the Space⁶
- **5X** Bandwidth vs DDR4⁷
- **5X** Power Efficiency⁶

Jointly Developed with Micron Technology

All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. ¹Over 3 Teraflops of peak theoretical double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. FLOPS = cores x clock frequency x floating-point operations per cycle, - i Modifications include AVX512 and 4 threads/core support. ⁴Projected peak theoretical single-thread performance relative to 1st Generation Intel[®] Xeon Phist Coprocessors. ³Modifications include AVX512 and 4 threads/core support. ⁴Projected peak theoretical single-thread performance relative to 1st Generation Intel[®] Xeon Phist Coprocessors 7120P (formerly codenamed Knights Corner). ⁵Binary Compatible with Intel Xeon processors using Haswell Instruction Set (except TSX). ⁶Projected results based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory only with all channels oppulated.



2nd half '15

3+ TFL OPS¹ In One Package Parallel Performance & Density

st commercial systems

Conceptual—Not Actual Package Layout

Intel Vector Units



I/O Challenges

Today

100 clients 1000 core per client **3PByte 3K Disks** 100 Gbyte/sec 8MByte blocks Parallel Filesystem One Tier architecture

Tomorrow

10K clients 100K core per clients 1Exabyte 100K Disks 100TByte/sec **1Gbyte blocks** Parallel Filesystem Multi Tier architecture

Today



.....

160K cores, 96 I/O clients, 24 I/O servers, 3 RAID controllers

IMPORTANT: I/O subsystem has its own parallelism!

Today-Tomorrow



.

1M cores, 1000 I/O clients, 100 I/O servers, 10 RAID FLASH/DISK controllers

3D Xpoint



Memory Cell based on Material property not on electron storage.No transistor are involved in storing data -> more density.

1,000 times lower latency and exponentially greater endurance than NAND10 times denser than DRAM (no transistor technology)

Based on a three-dimensional arrangement of memory cells,allowing the cells to be addressed individually.



NVRAMM enable new Memory tiering

Byte addressable Speed comparable to DRAMM Enable new I/O stack Beyond POSIX block filesystem Object Storage solutions Improve system reliability Helps fault tolerance



Multiple Schemas
POSIX*

Scientific: HDF5*, ADIOS*, SciDB*, ...

Big Data: HDFS*, Spark*, Graph Analytics, ...

Tomorrow



1G cores, 10K NVRAM nodes, 1000 I/O clients, 100 I/O servers, 10 RAID controllers

Applications Challenges

- Programming model
- Scalability
- I/O, Resiliency/Fault tolerance
- Numerical stability
- Algorithms
- Energy Awareness/Efficiency







QUANTUMESPRESSO

DME PROJECT DOWNLOAD RESOURCES PSEUDOPOTENTIALS CONTACTS NEWS & EVENTS

SEARCH



NEWS

16.06.14 THE QUANTUM ESPRESSO PRIZE

The Quantum ESPRESSO Foundation, in collaboration with Eurotech, announces the establishment of *the Quantum ESPRESSO prize for quantum mechanical materials modeling*. The prize, which consists of a diploma and a check of one thousand euros, will be awarded annually in January to recognize outstanding doctoral thesis research in the field of quantum mechanical materials modeling, realized with the help of the Quantum ESPRESSO suite of computer codes. Excellence will be rewarded for both original applications and methodological innovation.

For more information visit http://foundation.quantumespresso.org/prize



QUANTUM ESPRESSO

is an integrated suite of Open-Source computer codes for electronic-structure calculations and materials modeling at the nanoscale. It is based on density-functional theory, plane waves, and pseudopotentials.

READ MORE >

www.quantum-espresso.org

Scalability The case of Quantum Espresso



MPI Communicators Hierarchy

QE parallelization hierarchy





ok for 10^6 CPU cores (Petascale), not enough for 10^9 CPU cores (exascale)









Multi-level parallelism

MPI: Dom	ain partition
	OpenMP: Node Level shared mem CUDA/OpenCL/OpenAcc: floating point accelerators





Conclusions

- Exascale Systems, will be there
- Power is the main architectural constraints
- Exascale QE?
- Yes, but...
- Scalability, Locality, Concurrency, Fault Tolerance, I/O ...
- Energy awareness



