




# Overview of applications performance on Marconi

SCAI User Support team









## We would like to:

- Try to summarize the technological trend via benchmarks...
- ...and use them to understand application performance issues, limitations and best practices on actual (Broadwell) and future architectures (KNL)

#### **TCAVEAT**

- ✓ All measurements was taken using HW at CINECA
- ✓ Sometimes there is an "unfair" comparison e.g.:
  - Sandy Bridge HW used was very "powerful", HPC oriented
  - Ivy Bridge HW used was devoted to "data crunching", not HRENECA oriented





#### TIntel CPU roadmap: two step evolution

- Tock phase:
  - ✓ New architecture
  - ✓ New instructions (ISA)
- Tick phase:
  - ✓ Keep previous architecture
  - ✓ New technological step (e.g. Broadwell  $\rightarrow$  14nm)
  - ✓ Core "optimization"
  - ✓ Usually increasing core number, keeping Thermal Dissipation (TDP) constant








# Performance Issues

- Westmere (tick, a.k.a. plx.cineca.it)
  - Intel(R) Xeon(R) CPU E5645 @2.40GHz, 6 Core per CPU
  - Only serial performance figure
- Sandy Bridge (tock, a.k.a. eurora.cineca.it)
  - Intel(R) Xeon(R) CPU E5-2687W 0 @3.10GHz, 8 core per CPU
  - Serial/Node performance figure
- Ivy Bridge (tick, a.k.a pico.cineca.it)
  - Intel(R) Xeon(R) CPU E5-2670 v2 @2.50GHz, 10 core per CPU
  - Serial/Node/Cluster performance
  - Infiniband FDR
- Hashwell (tock, a.k.a. galileo.cineca.it)
  - Intel(R) Xeon(R) CPU E5-2630 v3 @2.40GHz, 8 core per CPU
  - Serial/Node/Cluster performance
  - Infiniband QDR
- Broadwell (tick) "real" Marconi A1: 2.3 GHz, 18 core per CPU
  - Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz, 22 core per CPU
  - Serial/Node performance figure





#### **Benchmarks and MiniApps**



#### Linpack Benchmark from Intel MKL

CINECA





# Performance Issues

- Empirically tested on different HW at CINECA
  - LINPACK
    - Intel optimized benchmark, rel. 11.3
    - Stress Floating point performance, no Bandwidth limitation
  - STREAM
    - Rel. 3.6, OMP version
    - Bandwidth, no Floating point limitation
  - HPCG
    - Intel optimized benchmark, rel. 11.3
    - CFD oriented benchmark with Bandwidth Limitation








#### Best result obtained, single core

✓ 5.6x increase in 6 years (Q1-2010, Q1-2016)
3.1 GHz 2.5 GHz




CINECA






- Best result obtained (using intel/gnu), single core
- 2.6x speed-up in 6 years ......⊗







# Roofline Model: Arithmetic Intensity




- Which is the typical application arithmetic intensity?
- About 0.1, may be less.... ⊗
- It depends on application domain, solver, method,...





### Roofline Mode: serial figure

 Using the figures obtained on different HW (LINPACK, STREAM)




GFLOP vs Computational Intensity (single core)







- Conjugate Gradient Benchmark (http://hpcgbenchmark.org/)
- Intel benchmark: Westmere not supported
- 2x speed-up only for Broadwell










# LINPACK parallel figures

Best result obtained








## LINPACK parallel figures/2

- Best result obtained
- Efficiency = Parallel\_Flops/(#core\*Serial\_Flops)
  - $1 \rightarrow$  Linear speed-up




#### Efficiency







### STREAM parallel figures








# STREAM parallel figure/2

- Best result obtained (intel/gnu compiler)
- Efficiency = Parallel\_BW/(#core\*Serial\_BW)
  - $1 \rightarrow$  Linear Speed-up








# Roofline: parallel graph

 Using the figures obtained on different HW (LINPACK, STREAM)










#### **Computational Fluid Dynamics**







# Roofline Mode: LBM

- TLBM: hand-made code (3D Multiblock-MPI/OpenMP version)
- Three step serial optimization (an example)
- 1.Move+Streaming: Computational intensity  $\rightarrow$  0.36
  - Playing with compilers flag (-01,-02,-03,-fast)
- 2.Fused: Computational intensity  $\rightarrow$  0.7
  - Playing with compilers flag (-01,-02,-03,-fast)
- 3.Fused+single precision: Computational intensity  $\rightarrow$  1.4
  - Playing with compilers flag (-01,-02,-03,-fast)

Test case:


- 3D driven cavity
- 128^3





# Roofline Mode: LBM/2

- 1. Move+Streaming: Computational intensity  $\rightarrow$  0.36 (2.2x)
- 2. Fused: Computational intensity  $\rightarrow$  0.7 (1.8x)
- 3. Fused+single precision: Computational intensity  $\rightarrow$  1.4 (2.8x)








# Cuncurrent jobs

- LBM code, 3D Driven cavity, Mean value
- From 1 to n equivalent concurrent jobs










# Cuncurrent jobs (errorbar)

#### LBM code, 3D Driven cavity, Mean value









### Intel Turbo mode

- i.e. Clock increase
- From Hashwell the increase depends from the number of the core involved
- For CINECA Hashwell:

$\checkmark$	Core 1,2:	3.2 GHz
$\checkmark$	Core 3:	3.0 GHz
$\checkmark$	Core 4:	2.9 GHz
$\checkmark$	Core 5:	2.8 GHz
$\checkmark$	Core 6:	2.7 GHz
$\checkmark$	Core 7:	2.6 GHz
$\checkmark$	Core 8:	2.6 GHz

Now It's hard to make a "honest" speedup!!!!!








# Turbo mode & Concurrent jobs

LBM code, 3D Driven cavity. Mean value, Broadwell








### Turbo mode - errorbar



LBM code, 3D Driven cavity. Mean value. Broadwell




Elapsed time vs. #concurrent jobs







#### **Molecular Dynamics**



CINECA



#### Using MD on Marconi – Phase I

#### Phase 1: Broadwell nodes

- Similar to Haswell cores present on Galileo.Expect only a small difference in single core
- performance wrt Galileo, but a big difference compared to Fermi.
- More cores/node (36) should mean better OpenMP performance (e.g. for Gromacs), but also MPI performance will improve (faster network).
- Life much easier for MD programmers and users.



cores/node	36
Memory/node	128 GB







### MD Broadwell benchmarks




Gromacs DPPC (1 core)

Computer system	ns/day	Speedup wrt Fermi
Haswell (5.0.4, Galileo)	1.364	13.64
Fermi (5.0.4)	0.100	1.00
Broadwell (5.1.2) <i>NAMD APOA1 (1</i>	1.977 6 <i>tasks)</i>	19.77

Based on a 1-node Broadwell partition (40 cores, hyperthreading on).

Computer System	ns/day	Speedup wrt Fermi	4
Haswell (2.10, Galileo)	1.425	7.27	MAN
Fermi (2.10)	0.196	1.00	
Broadwell (2.11)	1.516	7.73	



### SuperComputing Applications and Innovation Using MD on Marconi – Phase II




#### Phase 2: Knights Landing (KNL)


- A big unknown because very few people currently have access to KNL.
- But we know the architecture of KNL and the differences and similarities with respect to KNC.
- The main differences are:
  - #KNL will be a standaloneprocessor not an accelerator(unlike KNC)
  - KNL has more powerful cores and faster internal network.
  - On package high performance, memory (16Gb, MCDRAM).



#### Intel\* Xeon Phi\* Coprocessor Block Diagram











	KNC (Galileo)	KNL (Marconi)
#cores	61 (pentium)	68 (Atom )
Core frequency	1.238 GHz	1.4 Ghz
Memory	16Gb GDDR5	96Gb DDR4 +16Gb MCDRAM
Internal network	<b>Bi-directional Ring</b>	Mesh
Vectorisation	512 bit /core	2xAVX-512 /core
Usage	Co-processor	Standalone
Performance (Gflops)	1208 (dp)/2416 (sp)	~3000 (dp)
Power	~300W	~200W

A KNC core can be 10x slower than a Haswell core. A KNL core is expected to be 2-3X slower. Big differences also in memory bandwidth.



### Using MD on Marconi-Phase II



Programmers must utilise vectorisation (SIMD) and OpenMP threads, and possibly the fast memory of KNL.

■For the user, MD experience will depend on how software developers are able to exploit the KNL architecture:

**NAMD**. Already reasonable results with KNC. According to NAMD mailing list much effort being devoted to KNL version.

**\*GROMACS**. Developers didn't really bother with KNC Xeon Phi's (no offload version and poor symmetric mode). But since KNL is standalone and Gromacs can use OpenMP threads (which are advisable on KNL) should run well on KNL. Also GROMACS has good SIMD optimisation.

Amber. Already support for KNC and with OpenMP probably should be ok for KNL.


Worth noting that up to now KNC MICs haven't been widely supported by software developers. But this should change for KNL.







### **Global Seismology**





#### SCAI Supercontrol Seismology activity on Marconic Phase II

Global seismology developers must utilise vectorisation (SIMD) and OpenMP threads, and possibly the fast memory of KNL.

For the user, global seismology experience will depend on how software developers are able to exploit the KNL architecture:

\*SPECFEM3D\_GLOBE. Already reasonable results with KNC ("native" and "offload" version in the framework of the IPCC@CINECA activity). Good amount of vectorisation (FORCE\_VECTORIZATION preprocessing enabling ) and SIMD optimization suitable for KNC and future KNL. High number of OpenMP threads scaling (up to more than 60 on KNC)

Worth noting that up to now KNC MICs haven't been widely supported by Global seismology software developers and users. A remarkable exception is SPECFEM3D\_GLOBE software CIG repo where the "native" version is maintained and tested. Again, this should be fine for KNL startup.







### Global seismology benchmarks

SPECFEM3D\_GLOBE Regional\_MiddleEast test

case: forward simulation

Computer system	e.t. (sec.)	Speedup wrt Haswell
Haswell (Galileo)	570.20	1.00
KNC (Galileo)	430.35	1.32

Based on a 4-node Galileo partition (16 MPI processes, 4 and 60 OpenMP threads on Haswell and KNC respectively).

SPECFEM3D\_GLOBE Regional\_MiddleEast test case: no vectorisation

The impact of Computer e.t. (sec.) Slowdown vectorisation: on System factor wrt Haswell and KNC vectorised respectively). 1.20 Haswell 687.14 (Galileo) 1.97 <- 2x Slowdown factor **KNC** 848.12 (Galileo)







- TICK-TOCK: <u>http://www.intel.com/content/www/us/en/silicon-innovations/intel-tick-tock-model-general.html</u>
- WESTMERE: <u>http://ark.intel.com/it/products/family/28144/Intel-Xeon-</u> <u>Processor-5000-Sequence#@Server</u>
- SANDY BRIDGE: <u>http://ark.intel.com/it/products/family/59138/Intel-Xeon-Processor-E5-Family#@Server</u>
- IVY BRIDGE: <u>http://ark.intel.com/it/products/family/78582/Intel-Xeon-Processor-E5-v2-Family#@Server</u>
- HASHWELL: <u>http://ark.intel.com/it/products/family/78583/Intel-Xeon-Processor-E5-v3-Family#@Server</u>
- BROADWELL: <u>http://ark.intel.com/it/products/family/91287/Intel-Xeon-</u> <u>Processor-E5-v4-Family#@Server</u>
- LINPACK: <u>https://en.wikipedia.org/wiki/LINPACK</u>
- STREAM: <u>https://www.cs.virginia.edu/stream/ref.html</u>
- HPCG: <u>http://hpcg-benchmark.org/</u>
- ROOFLINE: <u>http://crd.lbl.gov/departments/computer-</u> <u>science/PAR/research/roofline/</u>
- TURBO MODE: <u>http://cdn.wccftech.com/wp-content/uploads/2016/03/Intel-</u> <u>Broadwell-EP-Xeon-E5-2600-V4 Non AVX.png</u>

CINECA