


CUDA Programming: Advanced features





Outline




- 1. Overview and general concepts
- 2. Performance Metrics
- 3. Memory Optimizations
- 4. Execution Optimization
- 5. Tools Overview







Different worlds: host and device



	Host	Device
Threading resources	2 threads per core (SMT), 24/32 threads per node. The thread is the atomic execution unit.	e.g.: 1536 (thd x sm) * 14 (sm) = 21504. The Warp (32 thd) is the atomic execution unit.
Threads	«Heavy» entities, context switches and resources management.	Extremely lightweight, managed grouped into warps, fast context switch, no resources management (statically allocated once).
Memory	e.g.: 48 GB / 32 thd = 1.5 GB/thd, 300 cycles lat., 6.4 GB/s band (DDR3), 3 caching levels with lots of speculation logic.	e.g.: 6 GB / 21504 thd = 0.3 MB/thd, 600 cycles lat*, 144 GB/s band (GDDR5)*, fake caches. * coalesced









Obtaining maximum performance benefit



- Focus on achieving high occupancy (more on this later, for now you can translate «high occupancy» as «many many... many threads in flight»).
- Focus on how to exploit the SIMT (data parallel) programming model.
- Deeply analyze your algorithm in order to find hotspots and embarassingly parallel-enabled portions.

Furthermore, pay attention to the Amdahl's law:


$$S = \frac{1}{(1-P) + P/N}$$

Hint: avoid the jump-start-to-code approach: porting your serial and/or multithreaded and/or message passing CPU application to GPU is *not* in general an easy task.









The compute capability is a kind of version tag that identifies:

- instructions and features supported by the board;
- coalescing rules;
- the board's resources constraints;
- throughput of some instructions (hardware implementation).

The compute capability is given as a *major*.dot.minor version number (i.e: 2.0, 2.1, 3.0, 3.5).





Compute capability: resources constraints

TO CO

Technical Specifications		Compute Capability					
		1.1	1.2	1.3	2.x	3.0	3.5
Maximum dimensionality of grid of thread blocks		2				3	
Maximum x-dimension of a grid of thread blocks			65535			2 ³¹ -	1
Maximum y- or z-dimension of a grid of thread blocks				65535			
Maximum dimensionality of thread block				3			
Maximum x- or y-dimension of a block		5	12			1024	
Maximum z-dimension of a block				64			
Maximum number of threads per block		5	12			1024	
Warp size				32			
Maximum number of resident blocks per multiprocessor	8			16			
Maximum number of resident warps per multiprocessor	2	24 32		48	64		
Maximum number of resident threads per multiprocessor	768 1024		1536	204	8		
Number of 32-bit registers per multiprocessor	8 K 16 K		32 K	64	K		
Maximum number of 32-bit registers per thread	128		6	3	255		
Maximum amount of shared memory per multiprocessor	16 KB		48 KB				
Number of shared memory banks	16		32				
Amount of local memory per thread		16 KB			!	512 KB	
Constant memory size		64 KB					
Cache working set per multiprocessor for constant memory	8 KB						
Cache working set per multiprocessor for texture memory	Device dependent, between 6 KB and 8 KB						
Maximum width for a 1D texture reference bound to a CUDA array		8192 65536					







Performance metrics







Performance metrics

- Wall-clock time
 - you always want to keep that one at a minimum
- Theoretical (peak) bandwidth Vs effective bandwidth
 - that allows you to measure performance of a memory-bound kernel
- Theoretical (peak) FLOPS* Vs effective FLOPS**
 - that allows you to measure performance of a compute-bound kernel



^{*}theoretical **FL**oating point **O**peration **P**er **S**econd: different kind of ops have in general different throughput. Ops throughput differs among the compute capabilities.

^{**}effective **FL**oating point **O**peration **Per Second**: can be difficult to count the effective number of operations that the kernel is doing during execution.



Timing

- You can use the standard timing facilities (host side) in an almost standard way...
- Sin Contract of the Contract o
- ...but remember: CUDA calls can be asynchronous!

```
start = clock()
my_kernel<<< blocks, threads>>>();
cudaDeviceSynchronize();
end = clock();
```

- CUDA provides the cudaEvents facility. They grant you access to the GPU timer.
- Needed to measure the time for a single stream without loosing Host/Device concurrency.

```
cudaEvent_t start, stop;
cudaEventCreate(&start); cudaEventCreate(&stop);
cudaEventRecord(start, 0);
My_kernel<<<blook2, threads>>> ();
cudaEventRecord(stop, 0);
cudaEventSynchronize(stop);
float ElapsedTime;
cudaEventElapsedTime(&elapsedTime, start, stop);
cudaEventDestroy(start); cudaEventDestroy(stop);
```






Bandwidth

bus width (bits)

lines per clock



Get GPU main memory's theoretical bandwidth (ECC off):

$$B = freq * busw * nlin = (1.107 \ GHz) * \left(\frac{512 * 2}{8}B\right) = 141.6 \ GB/s$$

$$clock freq.$$

$$GeForce GTX 280 Bandwidth$$

$$bytes per clock$$

Get kernel's effective bandwidth:

```
// slice of a totally memory bound kernel ahead: memory D2D; 
// dim(mat_a)=dim(mat_b)=2048x2048 
int xIdx = blockIdx.x*blockDim.x+threadIdx.x; 
int yIdx = blockIdx.y*blockDim.y+threadIdx.y; 
if (xIdx < 2048 && yIdx < 2048) 
    mat_a[xIdx][yIdx]=mat_b[xIdx][yIdx]; 
B = \frac{D^r + D^w}{t} = \frac{2048^2 * 4 * 2}{t}
```

- 3. Compute the effective to theoretical bandwidth ratio. Then ask:
 - Is it around 70-75% of the peak? Good job*.
 - Is it much lower than 70% of the peak? Plenty of room for memory access optimization and performance improvement*.

^{*} once again: the bandwidth metric is valid for memory bound kernel





Memory Optimizations







Data Transfers

- Host and Device have their own address space
- GPU boards are connected to host via PCIe bus
- Low bandwidth, extremely low latency


Technology	Peak Bandwidth
PCIex GEN2 (16x, full duplex)	8 GB/s (peak)
PCIex GEN3 (16x, full duplex)	16 GB/s (peak)
DDR3 (full duplex)	26 GB/s (single channel)

Focus on how to minimize transfers and copybacks*.





Page-locked memory



- Pinned (or page-locked memory) is a main memory area that is not pageable by the operating system;
- Ensures faster transfers (the DMA engine can work without CPU intervention);
- The only way to get closer to PCI peak bandwidth;
- Allows CUDA asynchronous operations (including Zero Copy) to

work correctly.

```
// allocate page-locked memory
cudaMallocHost(&area, sizeof(double) * N);
// free page-locked memory
cudaFreeHost(area);
```

Warning: page-locked memory is a scarce resource.

Use with caution: allocating too much page-locked memory can reduce overall system performance

But: nVidia guys allocate up to 95% of a Linux compute node memory as 'pinned' memory in real world applications «without much problems» they say...





Zero Copy



 CUDA allows to map a page-locked host memory area to the device's address space;


```
// allocate page-locked and mapped memory
cudaHostAlloc(&area, sizeof(double) * N, cudaHostAllocMapped);
// invoke retrieving device pointer for mapped area
cudaHostGetDevicePointer( &dev_area, area, 0 );
my_kernel<<< g, b >>>( dev_area );
// free page-locked and mapped memory
cudaFreeHost(area);
```

- The only way to provide on-the-fly data that doesn't fit into the device's global memory.
- Very convenient for large data with sparse access pattern.






Unified Virtual Addressing




CUDA 4.0 introduced one (virtual) address space for all CPU and GPUs memory:

- automatically detects physical memory location from pointer value
- enables libraries to simplify their interfaces (e.g. cudaMemcpy)

Pre-UVA	UVA
Each source-destination permutation has its own option	Same interface
<pre>cudaMemcpyHostToHost cudaMemcpyHostToDevice cudaMemcpyDeviceToHost cudaMemcpyDeviceToDevice</pre>	cudaMemcpyDefault





Pointers returned by cudaHostAlloc() can be used directly from within kernels running on UVA enabled devices (i.e. there is no need to obtain a device pointer via cudaHostGetDevicePointer())





Multi-GPUs: P2P



```
cudaDeviceCanAccessPeer(&can_access_peer_0_1, gpuid_0, gpuid_1);
cudaDeviceCanAccessPeer(&can_access_peer_1_0, gpuid_1, gpuid_0);

cudaSetDevice(gpuid_0);
cudaDeviceEnablePeerAccess(gpuid_1, 0);

cudaSetDevice(gpuid_1);
cudaDeviceEnablePeerAccess(gpuid_0, 0);

cudaMemcpy(gpu0_buf, gpu1_buf, buf_size, cudaMemcpyDefault);
```

- cudaMemcpy() knows that our buffers are on different devices (UVA), will do a P2P copy now
- Note that this will transparently fall back to a normal copy through the host if P2P is not available





Multi-GPUs: direct access

```
__global__ void SimpleKernel(float *src, float *dst) {
  const int idx = blockIdx.x * blockDim.x + threadIdx.x;
  dst[idx] = src[idx];
}
```

```
cudaDeviceCanAccessPeer(&can_access_peer_0_1, gpuid_0, gpuid_1);
cudaDeviceCanAccessPeer(&can_access_peer_1_0, gpuid_1, gpuid_0);

cudaSetDevice(gpuid_0);
cudaDeviceEnablePeerAccess(gpuid_1, 0);
cudaSetDevice(gpuid_1);
cudaDeviceEnablePeerAccess(gpuid_0, 0);


cudaSetDevice(gpuid_0);
SimpleKernel<<<blooks, threads>>> (gpu0_buf, gpu1_buf);
SimpleKernel<<<blooks, threads>>> (gpu1_buf, gpu0_buf);
cudaSetDevice(gpuid_1);
SimpleKernel<<<blooks, threads>>> (gpu0_buf, gpu1_buf);
SimpleKernel<<<blooks, threads>>> (gpu0_buf, gpu1_buf);
SimpleKernel<<<blooks, threads>>> (gpu1_buf, gpu0_buf);
```

- After P2P initialization, this kernel can now read and write data in the memory of multiple GPUs (just dereferencing pointers!)
- UVA ensures that the kernel knows whether its argument is from local memory, another GPU or zero-copy from the host





Asynchronous CPU/GPU operations



- Asynchronous operations: control is returned to the host thread before the device has completed the requested task
 - Kernel calls are asynchronous by default
 - Memory copies from host to device of a memory block of 64 KB or less
 - Memory set function calls
- Remember: standard memory transfers and copybacks are blocking
 - The cudaMemcpy () has an asynchronous version (cudaMemcpyAsync)

```
// First transfer
cudaMemcpyAsync(d_A, h_A, size, cudaMemcpyHostToDevice, 0);
// First invocation
MyKernel<<<100, 512, 0, 0>>> (d_A, size);
// Second transfer
cudaMemcpyAsync(d_B, h_B, size, cudaMemcpyHostToDevice, 0);
// Second invocation
MyKernel2<<<100, 512, 0, 0>>> (d_B, size);
// Wrapup
cudaMemcpyAsync(h_A, d_A, size, cudaMemcpyDeviceToHost, 0);
cudaMemcpyAsync(h_B, d_B, size, cudaMemcpyDeviceToHost, 0);
cudaThreadSyncronize();
```





Asynchronous GPU Operations: CUDA Stream

Sin Sin

- A stream is a FIFO command queue;
- Default stream (aka stream '0'): Kernel launches and memory copies that
 do not specify any stream (or set the stream to zero) are issued to the default
 stream.
- A stream is independent to every other active stream;
- Streams are the main way to exploit concurrent execution and I/O operations
- Explicit Synchronization:
 - cudaDeviceSynchronize()
 - blocks host until all issued CUDA calls are complete
 - cudaStreamSynchronize(streamId)
 - blocks host until all CUDA calls in streamid are complete
 - cudaStreamWaitEvent(streamId, event)
 - all commands added to the stream delay their execution until the event has completed
- Implicit Synchronization:
 - any CUDA command to the default stream,
 - a page-locked host memory allocation,
 - a device memory set or allocation,
 - •





CUDA streams enable concurrency


Concurrency: the ability to perform multiple CUDA operations simultaneously.


Fermi architecture can simultaneously support:

- Up to 16 CUDA kernels on GPU
- 2 cudaMemcpyAsyncs (in opposite directions)
- Computation on the CPU

Requirements for Concurrency:

- CUDA operations must be in different, non-0, streams
- cudaMemcpyAsync with host from 'pinned' memory
- Sufficient resources must be available
 - cudaMemcpyAsyncs in different directions
 - Device resources (SMEM, registers, blocks, etc.)





K3.1 K3.2 K3.3 DH3 HD4 K4.1 K4.2 K4.3


K7 on CPU

K5.1 K5.2


K5.3 DH5 K6.2 K6.3



CUDA streams enable concurrency



```
cudaStream t stream[3];
for (int i=0; i<3; ++i) cudaStreamCreate(&stream[i]);</pre>
float* hPtr; cudaMallocHost((void**)&hPtr, 3 * size);
for (int i=0; i<3; ++i) {
  cudaMemcpyAsync(d inp + i*size, hPtr + i*size,
                    size, cudaMemcpyHostToDevice, stream[i]);
 MyKernel<<<100, 512, 0, stream[i]>>>(d out+i*size, d inp+i*size, size);
  cudaMemcpyAsync(hPtr + i*size, d out + i*size,
                    size, cudaMemcpyDeviceToHost, stream[i]);
cudaDeviceSynchronize();
for (int i=0; i<3; ++i) cudaStreamDestroy(&stream[i]);</pre>
```







CUDA Streams: overlapping kernels execution

- **S**
- Starting from capability 2.0 the board has the ability to overlap computations from multiple kernels.
 - CUDA kernels are in different streams,
 - no operations occur on the default stream,
 - the active streams are less than 16.
 - no synchronization happens between command stages,
- Threadblocks for a given kernel are scheduled if all threadblocks for preceding kernels have already been scheduled and there are SM resources available
- Concurrent execution can be limited by implicit dependencies due to hardware limitations: command issue order matters!

```
// Depth-first commands submission.
Beware: PSEUDO CODE ahead:
for each StreamId:
   do H2D data tile transfer
   launch kernel on data tile
   do D2H result data tile transfer
```



// Breadth-first commands submission.
Beware: PSEUDO CODE ahead:
for each StreamId:
 do H2D data tile transfer
for each StreamId:
 launch kernel on data tile
for each StreamId:
 do D2H result data tile transfer




hint: depth-first commands submission is usually better on Fermi. It's a no-issue for Kepler K20 with HyperQ technology





CUDA Memory Hierarchy



Memory	Location on/off chip	Cached	Access	Scope	Lifetime
Register	On	n/a	R/W	1 thread	Thread
Local	Off	Ť	R/W	1 thread	Thread
Shared	On	n/a	R/W	All threads in block	Block
Global	Off	Ť	R/W	All threads + host	Host allocation
Constant	Off	Yes	R	All threads + host	Host allocation
Texture	Off	Yes	R	All threads + host	Host allocation





Global Memory

Sin Contract of the Contract o

- It is a memory area with the same purpose of the host's main memory;
- High(er) bandwidth, high(er) latency;
- In order to exploit its bandwidth at best, all accesses must be <u>coalesced</u>, i.e. memory accesses from different threads need to be grouped toghether and serviced in one memory transaction.
- beware: some threads memory access patterns can be coalesced, some others cannot (coalescence rules depends on GPU compute capability)
- **FERMI** architecture introduces caching mechanisms for GMEM accesses (constant and texture are cached since 1.0)
- L1: private to thread, virtual cache implemented into shared memory
- L2: 768KB, grid-coherent, 25% better latency than DRAM


```
// L1 = 48 KB
// SH = 16 KB
cudaFuncSetCacheConfig( kernel, cudaFuncCachePreferL1);
// L1 = 16 KB
// SH = 48 KB
cudaFuncSetCacheConfig( kernel, cudaFuncCachePreferShared );
```

Kepler architecture introduced some improvements: 32 KB + 32 KB partition option






Global Memory (Fermi)



FERMI (Compute Capability 2.x) GMEM Operations


- Two types of loads:
 - Caching
 - default mode
 - attempts to hit in L1, then L2, then GMEM
 - load granularity is 128-byte line
 - Non-caching
 - compile with -Xptxas -dlcm=cg
 - attempts to hit in L2, then GMEM does not hit in L1.
 - load granularity is 32-bytes
- Stores:
 - Invalidate L1, write-back for L2







Global Memory Load Operation (Fermi)




- Memory operations are issued per warp (32 threads)
 - just like all other instructions
- Operation:
 - Threads in a warp provide memory addresses
 - Determine which lines/segments are needed
 - Request the needed lines/segments

Warp requests 32 aligned, consecutive 4-byte words (128 bytes)			
Caching Load	Non-caching Load		
Addresses fall within 1 cache-line	Addresses fall within 4 segments		
128 bytes move across the bus	128 bytes move across the bus		
Bus utilization: 100%	Bus utilization: 100%		
addresses from a warp	addresses from a warp		






Global Memory Load Operation (Fermi)




Warp requests 32 aligned, permuted 4-byte words (128 bytes)					
Caching Load	Non-caching Load				
Addresses fall within 1 cache-line	Addresses fall within 4 segments				
128 bytes move across the bus	128 bytes move across the bus				
Bus utilization: 100%	Bus utilization: 100%				
addresses from a warp	addresses from a warp X				
0 32 64 96 128 160 192 224 256 288 320 352 384 416 448 Memory addresses	0 32 64 96 128 160 192 224 256 288 320 352 384 416 448 Memory addresses				







Global Memory Load Operation (Fermi)




All threads in	a warp request th	e same 4-byte	word (4 bytes)

Caching Load	Non-caching Load
Addresses fall within 1 cache-line	Addresses fall within 1 segments
128 bytes move across the bus	32 bytes move across the bus
Bus utilization: 3.125%	Bus utilization: 12.5%



Warp requests 32 scattered 4-byte words (128 bytes)			
Caching Load	Non-caching Load		
Addresses fall within N cache-lines	Addresses fall within N segments		
N*128 bytes move across the bus	N*32 bytes move across the bus		
Bus utilization: 128 / (N*128)	Bus utilization: 128 / (N*32)		
addresses from a warp	addresses from a warp		









Shared memory

- A sort of explicit cache (i.e. under programmer control)
- Resides on the chip so it is much faster than the on-board memory
- Divided into equally-sized memory modules (banks) which can be accessed simultaneously (32 banks can be accessed simultaneously by the same warp)
- 48KB on Fermi by default*
- ***Kepler** architecture introduced some improvements:
- ability to switch from 4B to 8B banks
- (2x bandwidth for double precision codes)

• Uses:

- Inter-thread communication within a block
- Cache data to reduce redundant global memory accesses
- To improve global memory access patterns


• Organization:

- 32 banks, 4-byte wide banks
- Successive 4-byte words belong to different banks
- Each bank has 32-bit per cycle bandwidth.






Shared Memory Bank Conflicts




- If at least two threads belonging to the same half-warp (whole warp for capability 1.0) access the same shared memory bank, there is a bank conflict and the accesses are serialized (groups transactions in conflictfree accesses);
- If all the threads access the same address, a *broadcast* is performed;
- If part of the half-warp accesses the same address, a *multicast* is performed (capability >= 2.0);






Texture Memory



- Read only, must be set by the host;
- Load requests are cached (dedicated cache);
- specifically, texture memories and caches are designed for graphics applications where memory access patterns exhibit a great deal of spatial locality;
- Dedicated texture cache hardware provides:
 - Out-of-bounds index handling (clamp or wrap-around)
 - Optional interpolation (on-the-fly interpolation)
 - Optional format conversion
- could bring benefits if the threads within the same block access memory using regular 2D patterns, but you need appropriate binding;

For typical linear patterns, global memory (if coalesced) is faster.







Texture Memory

```
// allocate array and copy image data
cudaChannelFormatDesc channelDesc =
                    cudaCreateChannelDesc(32, 0, 0, cudaChannelFormatKindFloat);
cudaArray* cu array;
cudaMallocArray( &cu array, &channelDesc, width, height );
cudaMemcpyToArray( cu array, 0, 0, h data, size, cudaMemcpyHostToDevice);
// set texture parameters
tex.addressMode[0] = cudaAddressModeWrap;
tex.addressMode[1] = cudaAddressModeWrap;
tex.filterMode = cudaFilterModeLinear;
tex.normalized = true; // access with normalized texture coordinates
// Bind the array to the texture
cudaBindTextureToArray( tex, cu array, channelDesc);
// declare texture reference for 2D float texture
texture<float, 2, cudaReadModeElementType> tex;
  global void transformKernel( float* g odata, int width, int height, float theta)
  // calculate normalized texture coordinates
```

unsigned int x = blockIdx.x*blockDim.x + threadIdx.x; unsigned int y = blockIdx.y*blockDim.y + threadIdx.y;

float tu = u*cosf(theta) - v*sinf(theta) + 0.5f;float tv = v*cosf(theta) + u*sinf(theta) + 0.5f;// read from texture and write to global memory

g odata[y*width + x] = tex2D(tex, tu, tv);

float u = x / (float) width; float v = y / (float) height;

// transform coordinates


u = 0.5f;v = 0.5f:







Kepler global loads through texture



The compiler (LLVM) can detect texture-compliant loads and map them to the new *«global load through texture»* PTX instruction:

- global loads are going to pass through texture pipeline;
- dedicated cache (no L1 pressure) and memory pipe, relaxed coalescing;
- automatically generated by compiler (no texture map needed) for accesses through compliant pointers (constant and restricted);
- useful for bandwidth-limited kernels
 - global memory bandwidth and texture memory bandwidth stack up.





Constant Memory

Sin China

- Extremely fast on-board memory area
- Read only, must be set by the host
- 64 KB, cached reads in a dedicated L1 (register space)
- Coalesced access if all threads of a warp read the same address (serialized otherwise)
- __constant__ qualifier in declarations
- Useful:
 - To off-load long argument lists from shared memory (compute capability 1.x)
 - For coefficients and other data that is read uniformly by warps

```
__device__ __constant__ parameters_t args;
__host__ void copy_params(const parameters_t* const host_args) {
    cudaMemcpyToSymbol("args", host_args, sizeof(parameters_t));
}
```







Registers

- Just like CPU registers, access has no latency;
- used for scalar data local to a thread;
- taken by the compiler from the Streaming Multiprocessor (SM) pool and statically allocated to each thread;
 - each SM of a Fermi GPU has a 32KB register file, 64KB for a Kepler GPU
- register pressure is one of the most dangerous occupancy limiting factors.





Registers

Sinc Sinc

Some tips to reduce register pressure:

- try to offload data to shared memory;
- use launch bounds to force the number of resident blocks;


```
#define MAX_THREADS_PER_BLOCK 256
#define MIN_BLOCKS_PER_MP 2

__global___ void
__launch_bounds__ ( MAX_THREADS_PER_BLOCK,
MIN_BLOCKS_PER_MP )
my_kernel( int* inArr, int* outArr ) { ... }
```

limit register usage via compiler option.







Local memory

- "Local" because it's private on a per-thread basis;
- it's actually a global memory area used to spill out data when the SM runs out of register resources;
- arrays declared inside a kernel go to LMEM;
- local memory accesses are cached (just like global memory).
- DISCLAIMER: local memory is not a GPU resource you want to use: It used by the compiler as needed. Its use can hardly hit your kernel performance too: variables that you think are in registers are instead stored in the device global memory.






Execution Optimization








Occupancy

The board's occupancy is the ratio of active warps to the maximum number of warps supported on a multiprocessor.

Keeping the hardware busy helps the warp scheduler to hide latencies.







Occupancy: constraints

Every board's resource can become an occupancy limiting factor:

- shared memory allocated per block,
- registers allocated per thread,
- block size
 - (max threads (warp) per SM/max blocks per SM)

Given an actual kernel configuration, is possible to predict the maximum *theoretical occupancy* allowed.







Occupancy: block sizing tips

Some experimentation is required.


However there are some heuristic rules:

- threads per block should be a multiple of warp size;
- a minimum of 64 threads per block should be used;
- 128-256 threads per block is universally known to be a good starting point for further experimentation;
- prefer to split very large blocks into smaller blocks.






Kepler: dynamic parallelism



 One of the biggest CUDA limitations is the need to fit a single grid configuration for the whole kernel.

If you need to reshape the grid, you have to resync back to host and split your code.

- Kepler K20 (in addition to CUDA 5.x) introduced Dynamic Parallelism
- It enables a global kernel to be called from within another kernel
- The child grid can be dynamically sized and optionally synchronized



```
__global__ ChildKernel(void* data) {
    //Operate on data
}

__global__ ParentKernel(void *data) {
    ChildKernel<<<16, 1>>>(data);
}

// In Host Code:
ParentKernel<<<256, 64>>(data);
```







Instructions throughput

Arithmetic ops:

- use instruction-level parallelism (filling pipelines)
- beware of (implicit) casts (very expensive);
- use intrinsics for trascendental functions where possible or try the fast math implementation (-use_fast_math)





Capability: instruction throughput

	Compute Capability					
	1.0 1.1 1.2	1.3	2.0	2.1	3.0	3.5
32-bit floating-point add, multiply, multiply-add	8	8	32	48	192	192
64-bit floating-point add, multiply, multiply-add	1	1	16(*)	4	8	64
32-bit integer add	10	10	32	48	160	160
32-bit integer compare	10	10	32	48	160	160
32-bit integer shift	8	8	16	16	32	64
Logical operations	8	8	32	48	160	160
32-bit integer multiply, multiply-add, sum of absolute difference	Multiple instructions	Multiple instructions	16	16	32	32
24-bit integer multiply ([u]mul24)	8	8	Multiple instructions	Multiple instructions	Multiple instructions	Multiple instructions
32-bit floating-point reciprocal, reciprocal square root, base-2 logarithm (log2f), base 2 exponential (exp2f), sine (sinf), cosine (cosf)	2	2	4	8	32	32
Type conversions from 8- bit and 16-bit integer to 32-bit types	8	8	16	16	128	128
Type conversions from and to 64-bit types	Multiple instructions	1	16(*)	4	8	32
All other type conversions	8	8	16	16	32	32
(*) Throughput is lower for GeForce GPUs.						









Control Flow


Different execution paths inside the same warp are managed by the prediction mechanism which may lead to thread divergence.

- Minimize/<u>avoid</u> the number of execution branches inside <u>a threads</u> <u>warp</u>;
- make the compiler's life easier by <u>unrolling</u> loops (hand-coded, pragma or option);
- use signed counters for loops (relaxed semantic in respect to the unsigned int: it allows more aggressive loop optimizations);





Exploiting Multi-GPUs



CUDA >= 4.0 introduced the N-to-N bound feature:

- 1. Every **host** thread can be bound to any board
- 2. Every board can be bound to an arbitrary number of **host** threads
- 3. Multi-GPU can be exploited through your favourite multi-threading paradigm (OpenMP, pthreads, etc...)

```
#pragma omp parallel
#pragma omp sections
{
    #pragma omp section
    {
        cutilSafeCall(cudaSetDevice(0));
        cudaMemcpy(device_data_1, host_data_1, size, cudaMemcpyHostToDevice);
        my_kernel<<< grid, block >>>(device_data_1);
        // ...
}
#pragma omp section
{
        cutilSafeCall(cudaSetDevice(1));
        cudaMemcpy(device_data_2, host_data_2, size, cudaMemcpyHostToDevice);
        my_kernel<<< grid, block >>>(device_data_2);
        // ...
}
}
```








Tools Overview





Development tools




- Common
 - Memory Checker
 - Built-in profiler
 - Visual Profiler
- Linux
 - CUDA GDB
 - Parallel Nsight for Eclipse
- Windows
 - Parallel Nsight for VisualStudio





Profiling: Visual Profiler


- The CUDA runtime provides a useful profiling facility without the need of external tools.
- Traces execution at host, driver and kernel levels (unified timeline)
- Supports automated analysis (hardware counters)







Debugging: CUDA-MEMCHECK



- It's able to detect buffer overflows, misaligned global memory accesses and leaks
- Device-side allocations are supported
- Standalone or fully integrated in CUDA-GDB

```
$ cuda-memcheck --continue ./memcheck demo
====== CUDA-MEMCHECK
Mallocing memory
Running unaligned kernel
Ran unaligned kernel: no error
Sync: no error
Running out of bounds kernel
Ran out of bounds kernel: no error
Sync: no error
====== Invalid qlobal write of size 4
====== at 0x00000038 in memcheck demo.cu:5:unaligned kernel
====== by thread (0,0,0) in block (0,0,0)
====== Address 0x200200001 is misaligned
====== Invalid qlobal write of size 4
===== at 0x00000030 in memcheck demo.cu:10:out of bounds kernel
====== Address 0x87654320 is out of bounds
========
====== ERROR SUMMARY: 2 errors
```





Debugging: CUDA-GDB




- Well-known tool enhanced with CUDA extensions
- works only on systems with dedicated GPU devices not running X
- Can be run under GDB-targeted tools and GUIs

```
(cuda-gdb) info cuda threads
BlockIdx ThreadIdx To BlockIdx ThreadIdx Count Virtual PC Filename Line
Kernel 0* (0,0,0) (0,0,0) (0,0,0) (255,0,0) 256 0x0000000000866400 bitreverse.cu 9
(cuda-gdb) thread
[Current thread is 1 (process 16738)]
(cuda-gdb) thread 1
[Switching to thread 1 (process 16738)]
#0 0x000019d5 in main () at bitreverse.cu:34
34 bitreverse<<<1, N, N*sizeof(int)>>>(d);
(cuda-gdb) backtrace
#0 0x000019d5 in main () at bitreverse.cu:34
(cuda-gdb) info cuda kernels
Kernel Dev Grid SMs Mask GridDim BlockDim Name Args
0 0 1 0x00000001 (1,1,1) (256,1,1) bitreverse data=0x110000
```





Parallel NSight





- Plug-in for major IDEs (Eclipse and VisualStudio)
- Aggregates all external functionalities:
 - Debugger (fully integrated)
 - Visual Profiler
 - Memory correctness checker
- it extends all the convenience of IDEs to CUDA
- works on many GPUs
- Supports remote debugging and profiling
- Latest version (4.0rc) introduces many new features
 https://developer.nvidia.com/nsight-eclipse-edition
 https://developer.nvidia.com/nvidia-nsight-visual-studio-edition





Parallel NSight







Parallel NSight



