

Introduction to Shared memory architectures

Carlo Cavazzoni, HPC department, CINECA





Modern Parallel Architectures

Two basic architectural scheme:

Distributed Memory


Shared Memory

Now most computers have a mixed architecture

+ accelerators -> hybrid architectures




Distributed Memory






Shared Memory






Mixed Architectures



Most Common Networks



www.cineca.it


Consor

Roadmap to Exascale (architectural trends)

Systems	2009	2011	2015	2018
System Peak Flops/'s	2 Peta	20 Peta	100-200 Peta	1 Fxa
System Memory	0.3 PB	1 PB	5 PB	10 PB
Node Performance	125 GF	200 GF	400 GF	1-10 TF
Node Memory BW	25 GB/s	40 GB/s	100 GB/s	200-400 GB/s
Node Concurrency	12	32	0(100)	0(1000)
Interconnect BW	1.5 GB/s	10 GB/s	25 GB/s	50 GB/s
System Size (Nodes)	18,700	100,000	500,000	O(Million)
Total Concurrency	225,000	3 Million	50 Million	O(Billion)
Storage	15 PB	30 PB	150 PB	300 25
1/0	0.2 TB/s	2 TB/s	10 TB/s	20 TB/s
MTTI	Days	Days	Days	0(1Day)
Power	6 MW	~10 MW	~10 MW	~20 MW

Consorzio Interuniver

Dennard scaling law





MPLinter process communications

node node MPI_BCAST node node network

MPI on Multi core CPU

1 MPI proces / core Stress network Stress OS

Many MPI codes (QE) based on ALLTOALL Messages = processes * processes

We need to exploit the hierarchy




Re-design applications

Mix message passing And multi-threading

hat about Applications?

In a massively parallel context, an upper limit for the scalability of parallel applications is determined by the fraction of the overall execution time spent in non-scalable operations (Amdahl's law).



FERMI (BGQ) total concurrency: 655360 (65536/rack)

Consorato Interunive

Programming Models

- Message Passing (MPI)
- Shared Memory (OpenMP)
- Partitioned Global Address Space Programming (PGAS) Languages
 - UPC, Coarray Fortran, Titanium
- Next Generation Programming Languages and Models
 - Chapel, X10, Fortress
- Languages and Paradigm for Hardware Accelerators
 - CUDA, OpenCL
- Hybrid: MPI + OpenMP + CUDA/OpenCL




MPI + OpenMP MPI (inter node)

OpenMP (intra node)

Distributed memory systems message passing *data distribution model* Version 2.1 (09/08) API for C/C++ and Fortran Shared memory systems Threads creations *relaxed-consistency model* Version 3.0 (05/08) Compiler directive C and Fortran



Shared memory





Shared Memory: OpenMP

Main Characteristic

- Compiler directives
- Medium grain
- Intra node parallelization (pthreads)
- Loop or iteration partition
- Shared memory
- Many HPC App

Open Issue

- Thread creation overhead
- Memory/core affinity
- Interface with MPI

OpenMP

Consorzio Interuniver

```
!$omp parallel do
do i = 1 , nsl
   call 1DFFT along z ( f [ offset( threadid ) ] )
end do
!$omp end parallel do
call fw scatter ( . . . )
!$omp parallel
do i = 1 , nzl
!$omp parallel do
  do j = 1, Nx
    call 1DFFT along y ( f [ offset( threadid ) ] )
  end do
!$omp parallel do
  do j = 1, Ny
   call 1DFFT along x ( f [ offset( threadid ) ] )
  end do
end do
!$omp end parallel
```

PARTNERSHIP FOR ADVANCED COMPUTING IN EUROPE


FERMI @ CINECA PRACE Tier-0 System

Architecture: 10 BGQ Frame Model: IBM-BG/Q Processor Type: IBM PowerA2, 1.6 GHz Computing Cores: 163840 Computing Nodes: 10240 RAM: 1GByte / core Internal Network: 5D Torus Disk Space: 2PByte of scratch space Peak Performance: 2PFlop/s




ISCRA & PRACE call for projects now open!

4. Node Card:32 Compute Cards,Optical Modules, Link Chips, Torus





BG/Q I/O architecture




BlueGene Classic I/O with GPFS clients on the logical I/O nodes Similar to BG/L and BG/P Uses InfiniBand switch Uses DDN RAID controllers and File Servers BG/Q I/O Nodes are not shared between compute partitions

 IO Nodes are bridge data from function-shipped I/O calls to parallel file system client

Components balanced to allow a specified minimum compute partition size to saturate entire storage array I/O bandwidth

Node Board (32 Compute Nodes): 2x2x2x2x2



JECA

Consorzio Interuniver



PowerA2 chip, basic info


16 cores + 1 + 1 1.6GHz 32MByte cache system-on-a-chip design 16GByte of RAM at 1.33GHz Peak Perf 204.8 gigaflops power draw of 55 watts 45 nanometer copper/SOI process (same as Power7) Water Cooled



PowerA2 core

4 FPU

4 way SMT 64-bit instruction set in-order dispatch, execution, and completion 16KB of L1 data cache 16KB of L1 instructions cache





PowerA2 FPU

Each FPU on each core has four pipelines execute scalar floating point instructions Quad pumped four-wide SIMD instructions two-wide complex arithmetic SIMD inst. six-stage pipeline permute instructions maximum of eight concurrent floating point operations per clock plus a load and a store.

